HDL Verilog Project (with code) | Clock with Alarm | Xilinx Vivado

[@dr.ritamahajan9937]

Very well explained Arjun. God bless you with bright future.

[@ArjunNarula1122]

Thank you ma'am!!😇😇

[@ishajain949]

Great Project with a detailed explanation of the working as well as the code Arjun✨

[@ArjunNarula1122]

Glad you liked it Isha . ✨✨

[@yuganshibharti3892]

Bohot badhiya Arjun!!! Keep on working hard 💥💥

[@ArjunNarula1122]

Shukriya Yuganshi !!!✨✨

[@yuktasachdeva7822]

Great initiative to share HDL Projects here😊
Well explained 👑

[@ArjunNarula1122]

Thanks Yukta!!

[@adityamehta4147]

Descriptive & well explained working of the project👌🏻

[@ArjunNarula1122]

Thanks a lot , Aditya!!😊

[@ArjunNarula1122]

@Ak Kumar , you asked for the Verilog book in live chat. Verilog HDL Book-@t
Verilog with Digital Design - @t

[@atushgoel7823]

As ever a good Project that very well explained🔥

[@ArjunNarula1122]

Thanks Atush!!😊

[@diwanshi6669]

Very well explained...hats off to u man💫

[@ArjunNarula1122]

Thanks Diwanshi !!

[@abhishekabhishek5944]

Indeed really intriguing !!! Keep posting :)

[@ArjunNarula1122]

Thank You!!

[@ArjunNarula1122]

Please find the code in the link description.
Any suggestions or queries are most welcomed.
Other Projects-
►Traffic Light Controller in Verilog - th-cam.com/video/Yt7no6rwCVk/w-d-xo.html
►Round Robin Arbiter in Verilog - th-cam.com/video/X6oJn7r9-8s/w-d-xo.html
►Vedic Multiplier in Verilog - th-cam.com/video/6M3nyyQfpHU/w-d-xo.html
►Clock with Alarm in Verilog - th-cam.com/video/pTk1H50e8bI/w-d-xo.html
►Washing Machine in Verilog - th-cam.com/video/iAoi9jTzxcI/w-d-xo.html
►N bit Multiplier in Verilog - th-cam.com/video/lmzCdx6gkdU/w-d-xo.html
►PWM Shift Register in Verilog - th-cam.com/video/Pz9sPflKpXc/w-d-xo.html
►Vending Machine in Verilog - th-cam.com/video/tJc0blBDRzo/w-d-xo.html
►Hexadecimal Keypad Scanner in Verilog - th-cam.com/video/Y1cp2kwos5M/w-d-xo.html
►RAM - ROM Design in Verilog - th-cam.com/video/m18YU9xjETU/w-d-xo.html

[@mehakjain1956]

Very well explained arjun🔥🤩

[@ArjunNarula1122]

Thanks for the verilog code Mehak!!! 🌟🌟

[@parashgoswami7561]

Awesome work guys 🔥🔥

[@ArjunNarula1122]

Thanks 🔥

[@adityaagrawal8717]

Amazing video with step by step explanation

[@ArjunNarula1122]

Glad you liked it .😊

[@MoneyMachine68]

🔴🔴🔴 Why you added seconds in output and why not in input ???

[@pragatimali7623]

Hey..
I have done the same project but my output is not coming as you are showing. Can you please suggest me a way out

[@devashishbawa8236]

Nice project !! Very well explained

[@ArjunNarula1122]

Thanks Devashish!! ✨

[@mehakgoyal7173]

Great explanation!🔥

[@ArjunNarula1122]

Thank you . 😀

[@ritikgupta8478]

Great explanation and amazing work 💯

[@ArjunNarula1122]

Thank you Ritik . ✨

[@Desi_Odyssey]

Commendable job guys

[@ArjunNarula1122]

Thank you!!

[@A_Trips]

In my Xilinx ISim simulator why *Alarm* ⏰ output signal is not shown?? Else everything is same with same code..

[@mithrharamakrishnan3563]

Thankyousoomuch..clear explanation 🤙🏻💥

[@raeleenkanda8270]

Amazing Explanation 💐💐

[@ArjunNarula1122]

Glad you liked it . ✨

[@sparshgupta3922]

Very well explained!!

[@ArjunNarula1122]

Thanks!!

[@vimminarula5523]

God bless you nice project

[@ArjunNarula1122]

Thank you 😇

[@ayushmahendru1858]

Awesome project!!

[@ArjunNarula1122]

Thanks Ayush!!

[@lakshin.2721]

Kuch samajh nahi aaya pr acha lga :)

[@ArjunNarula1122]

Thanks !!

[@sehajpreet4570]

Great project🔥👌

[@ArjunNarula1122]

Thanks ✨

[@khushaljagtap4883]

Can this be implemented using FPGA hardware and if yes what would be the port mapping to FPGA?

[@adithyanayak4031]

Why u didn't take seconds as input. Why u took seconds as only output

[@ronixbhaskar8263]

Bhai apne konsa fpga simulation kiya hai

[@ArjunNarula1122]

The default part and product family for the new project:
Default Part xc7vx485tffg1157-1
Product: Virtex-7
Family: Virtex-7
Package: ffg1157
Speed Grade: -1

[@ronixbhaskar8263]

I didnt understand brother because I'm at beginner level

[@ArjunNarula1122]

So it is basically the default FPGA in the vivado project.

[@riswanamr4836]

Hello,how to get its project project report...please help

[@zainabqureshi5744]

Can this be implemented on fpga?

[@MrCyberAk]

pls.make separate detail video on simulation

[@shubhamsingh-pm3vq]

can u make a dada multiplier with verilog code ?

[@ArjunNarula1122]

Yes Shubham Singh dada multiplier is definitely on the list. Stay tuned and subscribe to the channel.

[@harmanchawla33]

Video🔥

[@ArjunNarula1122]

Thanks 😊

[@aradhanamehta8767]

Well-done

[@enessml]

Amım 🔥

[@BAEC_kiran]

can you explain the same code in model sim simulator

[@rohansalve976]

do we have to add numbers of inputs and outputs , like in project navigator when i create new project and select virtex 7, it asks inputs and outputs ,what do i write there?

[@ArjunNarula1122]

When you create the project , it asks input and output for the Verilog code , you could here write the input and output of the project mentioned at 2:53 in the video.

[@cikudaniels]

Thankyou so much

[@geetikabansal7311]

👍👍

[@sanyamjain1617]

👍👍👏

[@1426__MOHITKONCHADA]

essss code ka link hoga tho b
ejo

[@tallasravani7055]

code can be explained good

[@prashanthkondra3845]

i habit project on Digi Alaram Clock

[@prashanthkondra3845]

Hi Arjun

[@enessml]

Hi pırasa

[@prashanthkondra3845]

@@enessml can i get you cont details

[@karthikar908]

Can you send me your mail id pls.i have some doubts in simulation