N bit Multiplier in Verilog (with code)| Verilog Project | Xilinx Vivado | Electronics Project

[@dr.ritamahajan9937]

Excellent work. Proud of you

[@ArjunNarula1122]

Thank you ma'am. Your appreciation means a lot!!

[@the_coffee_addict4500]

Finding your content Very Useful ... keep doing it ,Arjun Narula😄

[@ArjunNarula1122]

Glad you liked it, Sandeep. Thanks!!

[@veenuchadha983]

Great project Arjun
Well done
God Bless you

[@ArjunNarula1122]

Thank you 😇😇

[@chaitanyagupta6668]

Tricky concept explained in easy way, naice.😍

[@ArjunNarula1122]

Glad you liked it , Chaitanya ✨

[@adityamehta4147]

Detailed explanation👏
Looking forward for more videos💯

[@ArjunNarula1122]

Thanks Aditya 😊.
Stay tuned 😉.

[@vimminarula5523]

Nice presentation God bless you

[@ArjunNarula1122]

Thanks mumma ✨

[@poojaagrawal4417]

Great work! Crisp and easy to understand. 😀😀

[@ArjunNarula1122]

Thanks Pooja di😇😇

[@ishajain949]

Another great video, project and explanation as always 🤩✨

[@ArjunNarula1122]

Thank you Isha ✨😊

[@adityaagrawal8717]

Such a cool project with an amazing explanation. Kudos to the amazing work 🔥💖

[@ArjunNarula1122]

Thanks Aditya , means a lot ✨.

[@diwanshi6669]

Amazing work as well as explanation👏

[@ArjunNarula1122]

Thank you so much Diwanshi ✨

[@saksham2031]

Awesome explanation 👌

[@ArjunNarula1122]

Thanks Saksham 😊.

[@yuganshibharti3892]

Great project and explanation as well!🔥🔥 Keep it up 😎😎

[@ArjunNarula1122]

Thank you Yuganshi 😊🔥.

[@tanmayjoshi1788]

Very good project with great explanation. Keep it up!!!

[@ArjunNarula1122]

Thanks for the appreciation Tanmay ✨

[@muskanmittal4171]

Great project, well explained!

[@ArjunNarula1122]

Thank you Muskan ✨✨

[@mehakgoyal7173]

Great video and explanation!

[@ArjunNarula1122]

Thank you for your help and guidance ☺️😇

[@raeleenkanda8270]

Quite helpful 👍🏻👍🏻

[@ArjunNarula1122]

Thanks Raeleen ✨✨

[@ritikgupta8478]

Great explanation !! 💯💯

[@ArjunNarula1122]

Thanks Ritik ✨✨

[@vankshubansal6495]

Great work!!

[@ArjunNarula1122]

Thank you Vankshu ✨✨

[@sarthakwali1210]

Good project! 👍

[@ArjunNarula1122]

Thanks Sarthak ✨✨

[@saumyachandra3553]

Nice work

[@ArjunNarula1122]

Thanks Saumya ✨

[@vimminarula5523]

Good work keep it up

[@ArjunNarula1122]

Thanks mumma 😊😊

[@Desi_Odyssey]

Vadiya 👌

[@ArjunNarula1122]

Dhanyawad 😊

[@harmanchawla33]

💯💯💯💯

[@ArjunNarula1122]

😇

[@geetikabansal7311]

👍👍

[@ArjunNarula1122]

😇😇

[@sanyamjain1617]

👌👌👍👍

[@ArjunNarula1122]

🌟😇

[@isaacmorenofuentes6194]

You are awesome Arjun!!!

[@harshitgupta476]

I don't understood the need of clock in this code???

[@ArjunNarula1122]

Please find the code in the link description. Any suggestions or queries are most welcomed.
PLEASE SUBSCRIBE TO THE CHANNEL.
Other Projects-
►Traffic Light Controller in Verilog - th-cam.com/video/Yt7no6rwCVk/w-d-xo.html
►Round Robin Arbiter in Verilog - th-cam.com/video/X6oJn7r9-8s/w-d-xo.html
►Vedic Multiplier in Verilog - th-cam.com/video/6M3nyyQfpHU/w-d-xo.html
►Clock with Alarm in Verilog - th-cam.com/video/pTk1H50e8bI/w-d-xo.html
►Washing Machine in Verilog - th-cam.com/video/iAoi9jTzxcI/w-d-xo.html
►N bit Multiplier in Verilog - th-cam.com/video/lmzCdx6gkdU/w-d-xo.html
►PWM Shift Register in Verilog - th-cam.com/video/Pz9sPflKpXc/w-d-xo.html
►Vending Machine in Verilog - th-cam.com/video/tJc0blBDRzo/w-d-xo.html
►Hexadecimal Keypad Scanner in Verilog - th-cam.com/video/Y1cp2kwos5M/w-d-xo.html
►RAM - ROM Design in Verilog - th-cam.com/video/m18YU9xjETU/w-d-xo.html

[@Thepahadiduo]

Brother, when we got our final output, should we not reset our inputs because in 'a' there is some value that will remain.
So for the next multiplication, we have to reset our machine for further calculation.

[@apoorvakn8285]

thank you

[@akshaybharadwaj1508]

tq for the knowledge transfer

[@smas5762]

Tanks❤

[@yashasgowda2723]

Which simulation tool should i use to execute this code

[@typicalindian6754]

Xilinx Vivado

[@chessboard7379]

8 bit multiplier hai ismein??

[@chessboard7379]

Multiplier kitne bit ka h

[@MoneyMachine68]

🔴🔴🔴Can anyone PLEASE explain why
( ((2*N)/3)+1)*4 -1) taken for BCD ?