Please find the code in the link description. Any suggestions or queries are most welcomed. PLEASE SUBSCRIBE TO THE CHANNEL. Let's aim for 450 SUBSCRIBERS!! Other Projects- ►Traffic Light Controller in Verilog - th-cam.com/video/Yt7no6rwCVk/w-d-xo.html ►Round Robin Arbiter in Verilog - th-cam.com/video/X6oJn7r9-8s/w-d-xo.html ►Vedic Multiplier in Verilog - th-cam.com/video/6M3nyyQfpHU/w-d-xo.html ►Clock with Alarm in Verilog - th-cam.com/video/pTk1H50e8bI/w-d-xo.html ►Washing Machine in Verilog - th-cam.com/video/iAoi9jTzxcI/w-d-xo.html ►N bit Multiplier in Verilog - th-cam.com/video/lmzCdx6gkdU/w-d-xo.html ►PWM Shift Register in Verilog - th-cam.com/video/Pz9sPflKpXc/w-d-xo.html ►Vending Machine in Verilog - th-cam.com/video/tJc0blBDRzo/w-d-xo.html ►Hexadecimal Keypad Scanner in Verilog - th-cam.com/video/Y1cp2kwos5M/w-d-xo.html ►RAM - ROM Design in Verilog - th-cam.com/video/m18YU9xjETU/w-d-xo.html
I support this channel to produce more FPGA Projects, will appreciate it if you could do some machine learning implementation related to the project ( like Q learning) :)
insted of this code can we use this one "" module vm( input clk, input rst, input button_1, input button_2, input null, output reg led, output reg [2:0]ctr1, output reg [2:0]ctr2, output reg [2:0]ctr3 ); initial begin ctr1=0;ctr2=0;ctr3=0; end always @(posedge clk or negedge clk) begin if(rst) begin ctr1=0;ctr2=0;ctr3=0; end else begin if(button_1) begin ctr1
Please find the code in the link description. Any suggestions or queries are most welcomed.
PLEASE SUBSCRIBE TO THE CHANNEL. Let's aim for 450 SUBSCRIBERS!!
Other Projects-
►Traffic Light Controller in Verilog - th-cam.com/video/Yt7no6rwCVk/w-d-xo.html
►Round Robin Arbiter in Verilog - th-cam.com/video/X6oJn7r9-8s/w-d-xo.html
►Vedic Multiplier in Verilog - th-cam.com/video/6M3nyyQfpHU/w-d-xo.html
►Clock with Alarm in Verilog - th-cam.com/video/pTk1H50e8bI/w-d-xo.html
►Washing Machine in Verilog - th-cam.com/video/iAoi9jTzxcI/w-d-xo.html
►N bit Multiplier in Verilog - th-cam.com/video/lmzCdx6gkdU/w-d-xo.html
►PWM Shift Register in Verilog - th-cam.com/video/Pz9sPflKpXc/w-d-xo.html
►Vending Machine in Verilog - th-cam.com/video/tJc0blBDRzo/w-d-xo.html
►Hexadecimal Keypad Scanner in Verilog - th-cam.com/video/Y1cp2kwos5M/w-d-xo.html
►RAM - ROM Design in Verilog - th-cam.com/video/m18YU9xjETU/w-d-xo.html
There is no link in description for code. Pls.
Sir where is link for the code?
There is no link for voting machine project
For the people like who are confused in the button control module with
if(button & counter
I support this channel to produce more FPGA Projects, will appreciate it if you could do some machine learning implementation related to the project ( like Q learning) :)
Wonderful project Harman!! 💥💥
Good work Arjun!!
Thanks, Yuganshi!!
Great Project and Explanation Harman ✨
Indeed, Great job Harman!!
Thanks for watching the video Isha!!
there is no code in description can you please send it
Waiting for this project 💥💫
Hope you like it!
yes, it is amazing ✨🎉🌈
Great job 👍 Keep progressing
Thanks, Pooja di!!
Nice project and great explanation
Keep it up guys💥💥
Thanks Diwanshi!!
Great explanation Harman 🔥🔥
Indeed, Great job Harman!!
Thanks for watching the video Parash!
Mast ek dum 👌
Thanks, didi!!
insted of this code can we use this one
""
module vm(
input clk,
input rst,
input button_1,
input button_2,
input null,
output reg led,
output reg [2:0]ctr1,
output reg [2:0]ctr2,
output reg [2:0]ctr3
);
initial begin
ctr1=0;ctr2=0;ctr3=0;
end
always @(posedge clk or negedge clk)
begin
if(rst)
begin
ctr1=0;ctr2=0;ctr3=0;
end
else
begin
if(button_1)
begin
ctr1
Can you guys please do AES encryption using Verilog🙏🙏
Yes would be really nice if you guys did it
Will try to cover it in the coming videos.
@@ArjunNarula1122 thank you so much, will be waiting!
Nice project with great explanation 💯🌟
Glad you liked it!!
Thank you, sir, for providing such great and wonderful knowledge to everyone.
Great work you guys!🔥
Thanks, Harman!!
Can you please provide the full test bench code for this program.
Great explaination 🤩
Glad you liked it Kushagra!!
Nice project and great explanation 💯💯
Thank you Ritik!!
Mast ek dum🔥
Thanks, Atush!!
Nice project, good going👏
Thanks for watching Aditya!!
Please give code in description
Thank for nice presentation . Would you make a video series about image processing with verilog coding ?
Great one 🌟🌟
Thanks, Raeleen!
How I would use it in modelsim Ise simulator
Can i combine the modules in one module only
Thanks bro,Can you make video on implementation of router in verilog.
Sure Vaibhav, stay tuned.
Very nice explanation....... please send code link
Great project sir, can you plz share the code?
Well done keep it up
Thanks, Mumma!!
Good job 🔥🔥👍👍
Thank you Sanyam!!
Awesome Project ! Can you send the code in description pls
I too need this code...can u plz share if available?
How to display these projects on linkdin?
Can we do this in xilinx vivado
Can you help me to do one project in verilog on the topic ultrasound medical imaging
Sir... Can u write simple verilog code for water level indicator.. Please sir
great
Thanks!!!
Also regarding your doubt of dot in code lines 206-219, there we are instantiating the main module (Port connection by name).
thanks
in discription code is not available provide the code
damn
nice bro
Thanks, Vishnu!!
can u show me the rtl schematic diagram for this project
can you please provide the project code
Will it work for spartan 6 fpga
Sir,
Could you please provide SPI and I2C projects.
I wants code for voting machine sir
Can you send me a link for this code sir
Can u give the code in comment?
can u plz share the code ..it is not in description
I need this code plz share
Nice
Thanks!!
code of voting machine?
where is the code link
sir please share link of the code in description
Code???
Ye fpga hain kya ... Plzz reply
What is dump. Vcd
💥💥
Cant find the code but the project is extrodonary bro
where is the code?
Can you share the code plz
please give the code bro
Code pls
Please post the code link
Source code?
sound is very low
also share the code pls
Voice very low
bro how can we contact you?
Could u please send the code
Code??