Verilog-Behavior model-1

Verilog procedure, initial block, always block, sensitivity list, blocking and non-blocking statements