How to Add PLL IP in your Design? | PLL in Qurtus | PLL Simulation in Modelsim

แชร์
ฝัง
  • เผยแพร่เมื่อ 3 ต.ค. 2024
  • Courses, eBooks & More :
    ----------------------------------------
    semiconductorc...
    Our Amazon Collection :
    --------------------------------------
    India : www.amazon.in/...
    US : www.amazon.com...
    Happy Learning!!!

ความคิดเห็น • 5

  • @muralikrishna612
    @muralikrishna612 2 ปีที่แล้ว +1

    Instantiation of altera_pll failed design unit not found but RTL schematic is good but blank simulation error loading design

  • @muralikrishna612
    @muralikrishna612 2 ปีที่แล้ว

    I am getting simulation outputs for normal programs but ip core simulation i am facing errors

  • @muralikrishna612
    @muralikrishna612 2 ปีที่แล้ว

    I am getting error loading design in modelsim same procedure i followed can you please help i am using 20.1 altera , waiting for your reply

  • @muralikrishna612
    @muralikrishna612 2 ปีที่แล้ว

    What transcript you are showing in video

  • @muralikrishna612
    @muralikrishna612 2 ปีที่แล้ว

    I tried even three different versions no modelsim output