วีดีโอ

782 Johnston Greens

Larson Ranch

Thanks for sharing !

AM

Poor explanation, feeling like I'm just reading a book there is no proper explanation.

Too complicate...

more images should be added as this is a dense topic and too much text (technical ) becomes hards to digest

Not(xor)

You're too fast..

Are they the first ASIC sound chips?

Good video :P

It’s pronounced FIFO with a long “I”. like FYE-FO. It’s NOT pronounced like FEE-FO

Ah-Zik 😂

Thank you for this video <3

How could fake crytocurrency of already successful type be not produced ?

Live narration would be preferred. The computer narration is not enjoyable to learn from.

Do data centers such as AWS and Azure use more GPU's or CPU's?

Gr8 content

Xnor

its4 ff req

1st one is wrong

thank you

Instantiation of altera_pll failed design unit not found but RTL schematic is good but blank simulation error loading design

I am getting simulation outputs for normal programs but ip core simulation i am facing errors

What transcript you are showing in video

I tried even three different versions no modelsim output

I am getting error loading design in modelsim same procedure i followed can you please help i am using 20.1 altera , waiting for your reply

Nor

500 khz Exp : for mod 12 Freq divided as 60Mhz = 60Mhz/12 = 5Mhz Again for mod 10 = 5Mhz/10 = 500khz

The content in the video is nicely explained but the problem here is the voice! This artificial voice doesn't sound good and even cascades the good quality of video, please make a human do this job, I'm sure your views will increase by a huge factor

well explained !!

great video and good job

Good and precise thank you ! You deserve more subscribers !

Quite good and easily understanding info.

YOU 😍😘🥳

Very concise. 👌

This is good info, but wow it's hard to listen to that robot voice. A human explaining these concepts would go a long way. A lot of vocab was just thrown out with no explanation. This probably deserves a much longer video than 6 minutes.

Sir would you add phisical design and verilog quiz

PNP

Asynchronous mod 4 up counter

Linear

Its AM

Exnor

Because it is declared as a 2 bit reg,it doesn't takes value of 5(101). Instead it takes only 01. So 01 value is 1. Hence, 1 is displayed