sir you are awesome.....i cannot get it properly in my college but when i see ur videos lectures i get compeletly familiar with every aspect discussed in videos.......ty sir ty so much
Sir the thing you said at end of lectures does it really work for 4 bit up/down counter ?? and in which stage will it act as up counter and down counter ??
U deserve millions of subscribers. I have been watching your videos since my first year! Now I m in my fourth and going to be graduating. Thank you alma mater💓
have a doubt if the question is design a 3 bit up down counter which counts up when m=1 and down when m=0, which one to use synchronous or asynchronous?? need an solution asap
If we want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 and then repeats. The minimum number of J-K flip flops required to implement this counter is ??? can you please explain ..
Hi, why don't you just use XOR gate with M & Q as inputs so if M=0 then output is Q ➡️up counter and if M=1 then output is Q complement so ➡️down counter I think this is easier
sir how we will draw the timing diagram for this because in asynchronous counters we were doing acc to clock.But in this the clock is same in all the flip flops so how we will draw the timing diagram please reply
Anyone is from 2024 😂
Here😂😂😂😂
OMG MY TEACHER LITERALLY GAVE ME THIS ASSIGNMENT ABOUT THIS AND I HAD NO IDEA HOW TO START, THANK YOUUUU
same here
you saved my life from the hell of assignments. praise you.............!!
Same bro
+1
Can we do the same 3 bit updown counter using D ff
++1
Same bro
This quarantine era you need this kind of online lecture, neso academy is where I go when having problems related electronics lecture. Thank you !!!
Even outside of quarantine, this guy teaches several thousand times better than professors
sir you are awesome.....i cannot get it properly in my college but when i see ur videos lectures i get compeletly familiar with every aspect discussed in videos.......ty sir ty so much
8 years ago and this is giving me all what i need today
who is watching this just before their exams !!!!
Me
Me too
We all are 😂:)
Me too lmao i have mine day after
🙋
This has literally helped me so much thank you for your demonstration and teaching!
u look so beautiful
@@jaspritakash5152Bhai kuch to rakhle Indian hone ke naate😂
Sir you are really better than paid apps You are teaching greatly for no cost. Keep Teaching.Hoping 5M subscribers.
Tommorow I have my digital electronics exam tysm 😊 your lectures so good keep going!!
Everyone need explanation like this... Awesome neso academy 🙂
Thank you so much!! it helped me a lot perfect teaching!
Great video sir. Thanks for all this great content.
Thank you so much to that 10000% clear understanding ❤️❤️❤️❤️
Now I'm ready to ace the test... thank you.
I m from NIT surathkal , I just watch your lecture 1 day and I complete my all coa syllabus
Thnx buddy
dude seriously
it is nothing but you made it easy :)
thank you!
Sir your teaching is very helpful ,plz continue like this only ☺️☺️☺️
that was a great lecture ...thank you
your effort is priceless
kindly include the timing diagram of synchronous counter
Sir ,for 4 bit asynchronous up and down counter do we have to take 15 up counting and 15 down counting??
you're my hero man thank you
how to draw kmap if it has 4 bit ?
Thank you so much for these Videos.
Thank u so much sir. This lecture which u were saying is very informative and useful.
this is amazing i understood everything! thank you very much :)
for synchronous clocks, does positive edge triggering for the clock work the same way?
Sir what about mod in 4 bit up/down synchronous counter?
Do we need to make separate truth table for m=0 and m=1?
Sir the thing you said at end of lectures does it really work for 4 bit up/down counter ?? and in which stage will it act as up counter and down counter ??
Many many tnx..Your videos are really helpful.It helps me a lot to understand all things before my exam.
Thank You for your guidance 🛐
U deserve millions of subscribers. I have been watching your videos since my first year! Now I m in my fourth and going to be graduating. Thank you alma mater💓
are you studying this subject in fourth year
No, was revising for my interviews.
@@akankshyabhattacharyaa7008 oooo thats great so how was your interview
@@akankshyabhattacharyaa7008 You were supposed to continue the conversation with my boy adil :(
@@Dawood_Awan currently employed with the company and replying admist work 😆😆
Hello !
Thank you so much for the videos
They are really helpful
Can I ask a question though ?
what is the program that you use to write ?
This is transition table this method is used to fine the input of flipflop
This table is vary depending upon flipflop's excitation table
Sir!
Is 3bit sync up/down counter and 4bit sync up/down counter same?? Or in this presentation you did only for 3bit?
How do I set the Up/down mode to be automatic, like change to down for 7 go down to 0 then go back up from there?
Thanks for ur video lectures. It helped a lot!!!! :-D
sir please tell me how can we check if the counter is self starting or not?
and also what is synchronous modulo 10, 12 or so on counter?
Kindly check the truth table for down counter as per state diagram which is start at 8.35. I have some doubts it seems that it counts up.
sir,last lecture u drew k map for both J1K1 and J2K2 but here the same I/o is given to J and K..can u please explain?
Thanks for the lecture sir.
Thanks. How can i design same counter with D- FF.
Thank you!
How would you design a counter that counts upwards first and then count downwards after reaching the maximum value
isn't there a video for analyzing up/down sync counter?
Sir,can we use an x-or gate without using these two and gates and an or gate?
Hi sir, can I use XOR gate for the Tb input (M XOR Qa)?
Can we interchange the order of MSBs and LSBs i mean can we take A on the most RHS and C on the most LHS???
Pls ans soon
Sir,how to do synchronous random sequence counter like if we give 0,3,1,2,0,3,1,2,0 and so on how to do these type of problems
does the duty cycle of a mod 16 counter clocked by a 256hz at 30% duty cycle change?
what will the circuit excitation table for 4 bit up/down counter
Sir hatss of to you
Make topic so easier 🙌🙌🙌🙌🙌👏👏👏👏👏👏👏👏👏
have a doubt if the question is design a 3 bit up down counter which counts up when m=1 and down when m=0, which one to use synchronous or asynchronous?? need an solution asap
if I need to truncate a counter, how it would look like?
thank you so much for your teachings, they are very helpful, gratings from Spain
If we want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 and then repeats. The minimum number of J-K flip flops required to implement this counter is ???
can you please explain ..
how do we design a counter that starts counting up from 21-99 then down from 99-21 ?
What do you do when you have an enable line and a Up down counter
I cant understand the table for mode=1 case
how the next states uuu wrote
plz clarify me
can you please upload videos on synchronous BCD counter and Up-Down Binary counter ?
Sir what changes would be their in truth table for 4 bit up down counter
what changes have to make for d flip flop for the same question?
thank you so much god bless you man
Thank you
can we prepare time graph for synchronous counter
Please check the sequence once again as up down counter means count from 0-7 and agian 7-0 .
Hi, why don't you just use XOR gate with M & Q as inputs so if M=0 then output is Q ➡️up counter
and if M=1 then output is Q complement so ➡️down counter
I think this is easier
You didnt get it. Now what is situation
Can we use Ex-OR gate instead of using AND/OR gates????
Hello
How can you help I design synchronous down counter by using 4 T flip-flops?
Please ..
Phle mai ye diagram yaad krta tha ki exam me kaise draw krna hai..Ab pata chala ki inko design kiya jata hai... Thank u so much sir
Thankyou so so much❤
This is best video on this topic thank you so much sir
is it synchronous Gray code 3-bit down counter?
does this idea of going from 3 to 4 bits extend to 4 to 5 bits aswell?
is it like we use kmap for solving when it comes to synchronous but we dont use the same for asynchronous?
We dont need Kmap during that
Fantastic 🧠
I just have a question about input M, how can I know its value is 0 or 1?
Thanks sir for this lecture but please tell how can be draw k map for four bit synchronous up down counter
Thank you sir
There is no video regarding the lock free condition in counters?
vEry good explanation now I am bit confident to attend my test which is very imp to me
How do I construct the K-map for 4 bit synchronous up/down counter?
It would be much more helpful.
@080 Sekar M lol same question
Did you get this now?
Can i use xor(M, Q) as a next clock???
thank you very much
Thank you master!!
Sir kya isme ex or gate use nhi kr skte h?
Very thank you sir 🙏🏼
sir how we will draw the timing diagram for this because in asynchronous counters we were doing acc to clock.But in this the clock is same in all the flip flops so how we will draw the timing diagram please reply
Excellent 👍👍
Can I use this to make elevator control system
sir pls explain what is dip(eg. 6 dip) in 4 bit synchronous counter
How do we decide which flip-flop to use ?
Nothing to say... Lots of love from anantapur Andhrapradesh
What if we directly use xor gate to get Tb (17:10)
nice teaching
?? please i want to design a Synchronous Counter that count from 1 to 3 to 8 only could this be done or what
Instead of using the entire combinational circuit for Tb cant we use a xor gate directly
I have a question, why didn't you used two XOR gates for T² and T³ equation? It would have been more neat and simplified!!!!
thank you soo much ...................means a lot!!!!!!!!
can u take a lecture on 3 bit up counter syncrnous countr using jkflipflops
can i get applications video for ring counter
Thank you
thank you！