Intro to Verilog and ModelSim, Part2

[@naserh.rezaei7297]

Thank you so much. It was very helpful.

[@md-nv4rg]

Isn't the if in the always block supposed to have "&&" instead of "&"?