VHDL Basics Part 1

The module discusses basic elements of a digital system in VHDL. The model of a digital system, interfaces and how the circuits can be realized.
In this module we will learn about:
Hardware model
Entity
Architecture
Signals
Examples
Help us caption & translate this video!
amara.org/v/5Ptb/