VHDL Lecture 2 Understanding Entity, Bit, Std logic and data modes

Welcome to Eduvance Social.
Our channel has lecture series to make the process of getting started with technologies easy and fun so you can make interesting projects and products.
The channel hosts series of lectures to get started with different technologies covering topics like Programmable system on chip (PSoC), ARM mbed, Arduino, FPGA design using VHDL, VLSI design using Electric, Spice modelling using LT spice, PCB designing using Eagle, Robotics and much more to come.
Do like and subscribe to our channel.
Keep learning! Keep Eduvancing!

[@shubhadabeldar6747]

Thank you sir for such great explanation of vhdl.

[@jaimilpatel2823]

Part 1 and part 2 of videos both were helpful! Thankyou :D

[@zardouayassir7359]

Very good explained , thankyou

[@gopalpatil6551]

You r really a very good Teacher....Thanks 4 making such vdos.

[@kapilm5247]

thanks man... very well explained👍

[@adityakadali]

thank you sir. very good explanation

[@samyukthamurugan]

Thank u John it was very helpful

[@vaibhavkalyankar8650]

Very nice explanationThanks sir

[@rohitjoshi1258]

very helpful thanks a lot

[@landryatamegui5416]

very helpful thanks a lot Doctor

[@AdarshKumar-tm7pb]

Thank you so much Sir...it helped a lot

[@windydoo8618]

Thank you Doctor Jonathan Joshi

[@nfak105]

amazing explanation sir

[@sheepman6291]

thank you!!!!

[@josephinlatha3701]

thank you sir

[@kaunajbanerjee8526]

STD_LOGIC: Is there a difference between X and W?

[@EDUVANCE]

'X' represents a state where the output of that particular signal couldn't be determined because there were two signals(one HIGH and one LOW) driving that output.
'W' represents a state where the output of that particular signal couldn't be determined because there were two ''weak'' signals(one weak HIGH and one weak LOW) driving that output.