NAND Gate Layout Design: A Complete Guide with Cadence Virtuoso | DRC & LVS Validation Included!

แชร์
ฝัง
  • เผยแพร่เมื่อ 20 ธ.ค. 2024

ความคิดเห็น • 6

  • @SyedaRaheenBukhari
    @SyedaRaheenBukhari 26 วันที่ผ่านมา +1

    Drc rule file doesnot appear when I try to paste the file path what could be the reason?

    • @SuccessPointForEngineers
      @SuccessPointForEngineers  16 วันที่ผ่านมา +1

      Either Assura is not configured or file doesn't exist in the first place. It will have the extension .DRC or .RUL. Check if it is present or not?

    • @SyedaRaheenBukhari
      @SyedaRaheenBukhari 16 วันที่ผ่านมา

      @@SuccessPointForEngineers Thankyou it is present

  • @MrIyan619
    @MrIyan619 6 หลายเดือนก่อน +1

    Hello, did you do a layout example for Ring Oscillator and do simulation based on layout result?
    If don't, would you mind to make it, I think that would be really helpful for us. Thank you

    • @SuccessPointForEngineers
      @SuccessPointForEngineers  6 หลายเดือนก่อน

      No I haven't done layout for ring oscillator. I will do that soon. Thanks..

    • @MrIyan619
      @MrIyan619 6 หลายเดือนก่อน

      @@SuccessPointForEngineers Thank you so much. I am really enjoying your video. Looking foward for your another video.