If we look at the very purpose of designing any CMOS ....It is nothing but to deliver a clean 0 (logic 0)and clean 1(logic1) at the output , which we can say , is also foundation of a designing a complementary MOS (NMOS+NMOS) which serves the idea of having rail to rail complementary logic which inturn delivers lower power consumption in CMOS as compared to BJT. Capacitor at the output in CMOS helps to store clean 0 and 1 . So serves the purpose of low power consumption in the device which cannot be seen with resistor at the output. On the other hand BJT is preferred in the scenario where high switching speed is required.BJT serves this purpose by having resistance at the output. RC delay is not predominant in BJT due to absence of capacitor at the output. To conclude , I would say one of dominant factor for resistor being at BJT output and capacitor at CMOS is to serve switching speed and rail to rail complementary logic in BJT and CMOS respectively.
In general, Vgs controls the current in the MOSFET . So, with the increase in Vgs current increases and thereby output voltage decreases. But to give a context how we can achieve the maximum output voltage when we consider PMOS as pull down. I said if we increase the Vgs output decreases so we have to decease the Vgs to get higher Vo up to an extent that PMOS stays ON. which is when Vgs=vt . That gives the maximum output of VDD-Vt. Hope it helped !
![แฉ [2/4] 11 ก.ค. 67 ‘ขวัญ อุษามณี’ เผยความจริง 16 ปีที่แล้วเกิดอะไรขึ้น? | GMM25](http://i.ytimg.com/vi/K4pXnUiObbk/mqdefault.jpg)
You explain it simply , keep making such video.
Thank you
That's the explanation i was looking for !
That's great:)
Brilliant lecture !
Thank you.
Thank you sir
Great 👍👍👍
Nice lecture , thank you
Thank you. Stay connected for more videos on electronics
Superb concept sir...
Thank you
thank you for your nice lecture
My pleasure:) stay connected for such videos
Thank you
brilliant, i was solving by attaching drain to Vout here also, which is wrong
nice
I didnt gey why output wont depends on Vt when NMOS connected in Pull down network ?? !!!!!!!
Why for cmos we use capacitor to take the output????
while in bje we generally use a resistor
If we look at the very purpose of designing any CMOS ....It is nothing but to deliver a clean 0 (logic 0)and clean 1(logic1) at the output , which we can say , is also foundation of a designing a complementary MOS (NMOS+NMOS) which serves the idea of having rail to rail complementary logic which inturn delivers lower power consumption in CMOS as compared to BJT.
Capacitor at the output in CMOS helps to store clean 0 and 1 . So serves the purpose of low power consumption in the device which cannot be seen with resistor at the output.
On the other hand BJT is preferred in the scenario where high switching speed is required.BJT serves this purpose by having resistance at the output. RC delay is not predominant in BJT due to absence of capacitor at the output.
To conclude , I would say one of dominant factor for resistor being at BJT output and capacitor at CMOS is to serve switching speed and rail to rail complementary logic in BJT and CMOS respectively.
Nice job
Thank you
Wow grape 🍇. Thanks
brilliant sir
Thank you
Nice one
Thank you:)
2:35 why do we need to increase Vgs?
In general, Vgs controls the current in the MOSFET . So, with the increase in Vgs current increases and thereby output voltage decreases.
But to give a context how we can achieve the maximum output voltage when we consider PMOS as pull down. I said if we increase the Vgs output decreases so we have to decease the Vgs to get higher Vo up to an extent that PMOS stays ON. which is when Vgs=vt . That gives the maximum output of VDD-Vt.
Hope it helped !
ಈ ಸಲ ಕಪ್ ನಮ್ದೆ...!!