NAND LAYOUT /// VLSI LAB

[@zinhaboussi]

thanks for sharing , helpful

[@bgs5570]

Do it for a 3 input nand gate, you can't clear drc or lvs errors completely!
If cleared all errors ping me the comment section

[@PrashantKumar-wk3tu]

Can you do RC extraction after that, WLM, sta,timing analysis.

[@pushparaj3240]

Nice madam, why can't you use chain and fold options to combine the pmos. Which college you belong to. Thank you very much it will more help full to all.

[@vlsiforrookies]

Check out full playlist link for Digital IC videos using cadence
th-cam.com/play/PLRQdEiVtIUAd_yPydulrdS9qwpuBreOZE.html

[@mahammedfozail3693]

Very helpful... Thank you very much.

[@shiekhfahim6787]

Thank you ❤