9.23. Loops in VHDL

Loops in VHDL are as flexible and easy to use as they are in programming languages. However, the results of synthesis are a little questionable. Some uses are perfectly legit, some practices should be approached with caution.

[@nikolaykostishen6402]

Thanks!