Finite State Machine Explained | Mealy Machine and Moore Machine | What is State Diagram ?
ฝัง
- เผยแพร่เมื่อ 28 มิ.ย. 2024
- In this video, what is Finite State Machine (FSM), what is Mealy Machine, and Moore Machine is explained. And at the later part of the video, the State Transition Diagram, which is a graphical way to visualize the behavior of the FSM is also explained.
What is Finite State Machine?
A finite State machine is an abstract model to represent Sequential Circuits.
The FSM has a finite number of states. And based on the inputs it receives and the current state of the machine, it makes a transition from one state to another state.
All the sequential circuits are essentially Finite State Machines.
Mealy Machine and Moore Machine :
In the Finite State Machines, depending on how to output is generated, there are two FSM models.
1) Mealy Machine
2) Moore Machine
The behaviour of the Finite State Machine can be represented in three different ways:
1) State Transition Diagram
2) State Table
3) State Equation
In this video, the state transition diagrams of the Mealy and Moore machine are explained.
For more information, check this Sequential Circuits playlist:
• Sequential Circuits
0:00 Introduction
1:00 What is Finite State Machine?
2:06 Mealy Machine and Moore Machine
5:50 State Transition Diagram
9:30 Drawing a State Table from State Diagram
12:58 Concluding Remarks
#allaboutelectronics
#FiniteStateMachine
#FSM
#sequentialcircuits
#digitalelectronics
Support the channel through membership program:
/ @allaboutelectronics
--------------------------------------------------------------------------------------------------
Follow my second channel:
/ @allaboutelectronics-quiz
Follow me on Facebook:
/ allaboutelecronics
Follow me on Instagram:
/ all_about.electronics
--------------------------------------------------------------------------------------------------
Music Credit: www.bensound.com - วิทยาศาสตร์และเทคโนโลยี
For more information, check this playlist on Sequential Circuits:
th-cam.com/play/PLwjK_iyK4LLCCpnnybEztvRqxpMyfgarS.html
When I was earning my master's degree, I heard a lot about finite state machines (FSMs), but it was all theory - like clouds in the sky: there's a lot of water, but you can't drink it. I toiled for three months after graduating until I implemented my first FSM in code in 1981. Now, there is a programming methodology based on this concept - v-agent oriented programming (VAOP) - with many examples of its implementation. It's best to start learning about VAOP with this article on Medium: "Bagels and Muffins of Programming or How Easy It Is to Convert a Bagel into a Black Hole".
With VAOP, you can implement FSM in any programming language.
You are the best teacher, great explanation 👌🏻👌🏻
As usual my guru excelled in this lecture
hi, thank you so much for the brief and concise explanation of the finite state machine. May i know what software you use for your presentation which i really appreciated.
Great video thanks bro
As usual great content sir❤. I love ur way of teaching and it’s easy to grasp the content in one go.
How many lectures are pending sir, am referring ur videos for preparation.
I think 5-6 videos more at the most.
Thanks for this video, please upload more videos soon on fsm sir
Please continue such finest vedios
thanks for this video
8:15, i didnt quite understand why on the mealy we have "2 numbers" on the transitions between states. Like we know that if the output for "00" is "1" it will "go" to "01" but what s about that aditional "0" from "1/0" ?
The second number represents the output of the machine for the corresponding input. In the mealy machine, the first number represents the input and the second number represents the output. I hope, it will clear your doubt.
Amazing
What skills are needed for ece students..
And how to prepare for core placements.
strengthen your fundamental concepts of ece like dsd basic vsli, circuit analysis etc. Focus on any specific domain. like FPGA embedded etc.
14:30, What is meant by the input sampled right before the edge? I have also read this in a textbook but I have a bit of difficulty in understanding this concept.
Like I said, the input is synchronized to the inactive edge of the clock. So, before arriving the next clock edge, the output of the circuit will get settled. (Typically, the propagation delay of other logic gates will be less than half clock period. In this case, the input X is connected to the OR gate at the output, So once the input X is applied at the inactive edge, the stable output of the last OR gate will be available before the next active clock edge). Therefore, the best time to sample the output is just before the next clock edge. I hope, it will clear your doubt.
What should we do if we have neither state table nor state diagram. To create the other one we need one of them.
How can we create the first? Or maybe in exercise we have always one of them given?
Typically in the exercise, you will be given one of them. But like if you are designing the FSM by yourself from the scratch, then based on the desired outcome for the different inputs, you should first draw the state diagram or state table. And then based on that, you can design the FSM.
In one of the video, through an example of the sequence detector, I have explained that procedure.
Please check this video for more info: th-cam.com/video/PbjntQf3sGc/w-d-xo.htmlsi=qWoOpjbaZ3sQCmAM
V Good 🎉
In other websites it is showing that In Moore machine the output depends on the present state but in your table it is showing that it depends on the next stage.
In Moore machine, output only depends on the present state, as it is evident from the state diagram. But in the second row of the table, by mistake, the output is written as 0. (when the present input is 01). It should be 1. For the rest of the cases, it only depends on the present state. But it does not depend on the next state. Probably, you might be meaning to say an input I guess. But by mistake, you have written next state. I hope it will clear your doubt.
yess thankyou but when present state is 10 then it should be 0 but it is written 1 , so i guess the outputs of 01 and 10 have been interchanged by mistake@@ALLABOUTELECTRONICS
11:19 Shouldn't the output be dependent on current state? In that table it is depending on the next state. Someone please explain
exactly! I was so confused as well
somebody put his name on my Electric Engineering degree too
Just a piece of advice: whether you learn English or try an artificial intelligence speaker
except that ; everythng is great *thank you*
What's wrong with his English
Provide the notes on fsm
• Finite State Machines: Analysis
• Finite State Machines: State Table
• Finite State Machines: State Diagram
guyz i have presentation on these topic can anybody help me
i have few questions
like sequential circuit and FSM are same thing .
moore and mealy is type of SC or FSM
pls change intro song
😂😂
😂😂😂😂😂
bro 😂
No
No music=no distraction=more concentration
are u indian?
hindi ni aati aapko ?
talk like google voice machine.