Sequential Logic In Verilog

In this screencast, we take a look at new Verilog syntax and constructs required to implement Sequential Logic