ขนาดวิดีโอ: 1280 X 720853 X 480640 X 360
แสดงแผงควบคุมโปรแกรมเล่น
เล่นอัตโนมัติ
เล่นใหม่
Sir, i am getting the delay plot instead of the value what parameters I have to change to get the delay value
sir can we do layout and RC extraction on the above circuit ?
Hi, cntfets gpdk library is not available. What I have used is a Verilog-A model
sir which parameter if we vary to reduce power consumption in the CNTFET list
Hi, vdd can be used to achieve low power.
how Do we calculate power,delay,PDP,EDP in the ternary logic
Hi, see it worksth-cam.com/video/i2ysQklLzx0/w-d-xo.html
Sir, in this design ur using Zigzig(m,0) kind of CNTFET why not the other type
Hi, mention the video time so that it is easy to locate.
Sir in delay calculation you have consider only one rising nd falling edge but we need to consider viceversa also na, and we need to do average of it. Am i correct? please clarify if i am wrong.
Hi, you are correct. I have shown only one way. Need to do average.
sir by using vpwl how we can set period and pulse width , in case of AND gate how we can check all possibilities
It works for all the combinationsth-cam.com/video/i2ysQklLzx0/w-d-xo.html
@@dr.hariprasadnaikbhattu Thank u sir i will go through
Sir, how did you create the second source. You told we should provide the file path. If possible can you please share that pwl file sir
Hi, attached the pwl filesdrive.google.com/file/d/1auCnBZVM-VtwaTXtZn8UNx0bf15lHnrG/view?usp=sharingdrive.google.com/file/d/1b4i_HnmC52CM6BEmtiWPwYCx9FUfV2Fs/view?usp=sharing
Sir, I tried the same but the delay is negative
Hi, be specific about the time where you got negative.
can we do PVT analysis by using this verillog-A file, if so how can we do please make a video
Hi, PVT need to be verified if possible I will check it.
@@dr.hariprasadnaikbhattu Thank u sir , please make a video if it is possible
Sir please make a video on how to calculate read power and wirte power in 6t SRAM
Hi, Need some time to do that.
how you get cntfet in cadence
Hi, go through the link for CNTFET in Cadenceth-cam.com/video/EvB6xWwwrt8/w-d-xo.htmlth-cam.com/video/fGaadUGC2Es/w-d-xo.html
Sir please make a video on how to calculate read and write power in 12t SRAM
Sir, i am getting the delay plot instead of the value what parameters I have to change to get the delay value
sir can we do layout and RC extraction on the above circuit ?
Hi, cntfets gpdk library is not available. What I have used is a Verilog-A model
sir which parameter if we vary to reduce power consumption in the CNTFET list
Hi, vdd can be used to achieve low power.
how Do we calculate power,delay,PDP,EDP in the ternary logic
Hi, see it works
th-cam.com/video/i2ysQklLzx0/w-d-xo.html
Sir, in this design ur using Zigzig(m,0) kind of CNTFET why not the other type
Hi, mention the video time so that it is easy to locate.
Sir in delay calculation you have consider only one rising nd falling edge but we need to consider viceversa also na, and we need to do average of it. Am i correct? please clarify if i am wrong.
Hi, you are correct. I have shown only one way. Need to do average.
sir by using vpwl how we can set period and pulse width , in case of AND gate how we can check all possibilities
It works for all the combinations
th-cam.com/video/i2ysQklLzx0/w-d-xo.html
@@dr.hariprasadnaikbhattu Thank u sir i will go through
Sir, how did you create the second source. You told we should provide the file path. If possible can you please share that pwl file sir
Hi, attached the pwl files
drive.google.com/file/d/1auCnBZVM-VtwaTXtZn8UNx0bf15lHnrG/view?usp=sharing
drive.google.com/file/d/1b4i_HnmC52CM6BEmtiWPwYCx9FUfV2Fs/view?usp=sharing
Sir, I tried the same but the delay is negative
Hi, be specific about the time where you got negative.
can we do PVT analysis by using this verillog-A file, if so how can we do please make a video
Hi, PVT need to be verified if possible I will check it.
@@dr.hariprasadnaikbhattu Thank u sir , please make a video if it is possible
Sir please make a video on how to calculate read power and wirte power in 6t SRAM
Hi, Need some time to do that.
how you get cntfet in cadence
Hi, go through the link for CNTFET in Cadence
th-cam.com/video/EvB6xWwwrt8/w-d-xo.html
th-cam.com/video/fGaadUGC2Es/w-d-xo.html
Sir please make a video on how to calculate read and write power in 12t SRAM
Hi, Need some time to do that.