Zedboard Tutorial on Creating Custom Verilog AXI IP of PWM in Vivado by Digitronix Nepal

$9.99 Udemy Course Coupon of Embedded System Design with Zynq FPGA and VIVADO:www.udemy.com/...
Third Tutorial series on Zedboard after Unboxing and Getting Started Session. In this Session we have shown that how to Create a Custom AXI IP and Creating Custom IP of Pulse Width Modulation (PWM) in Xilinx VIVADO Design Suit.
You will know about how to create a custom IP, Create a program for PS (ARM Processor) of Zedboard, programming FPGA and Running the program for Processor.
For FPGA ASIC or VLSI Design/Verification and Custom IP (Intellectual Property) on Image Processing , Automation, High Speed Interfaces you can contact us at www.digitronixn... or [e-mail]
We provide vast range of IP's for Different Family of FPGA's from Xilinx and Altera.Along with IP we provide Design Verification works.
For more details please visit: www.digitronixn...
OR Join: / fpgaasicvlsi

[@MultiSodium]

Nice video, really good explained. Would be nice to see how the board LED's works with that pwm :)

[@Nancy-Neon]

Good work!!!!! Nice... keep it up...hope for better audio quality!!!!!!!

[@DigitronixNepal]

Thank you sir.

[@jeslinlibisha981]

Really good video!!! Thanks a lot. Can you make a video how to write a ".xdc file" which you have directly added to constraints

[@DigitronixNepal]

Thanks for your feedback! In general, for standard board from Xilinx, Digilent, Avnet etc you can get Contraint "XDC" file from their site or github. For custom board XDC has to be created. We will check on it and plan for the video.

[@sergionsantana]

Thanks for the tutorial! it was really helpful

[@DigitronixNepal]

thanks for your feedback. For further more update subscribe the channel or visit www.digitronixnepal.com or www.logictronix.com.

[@foxbat296]

Good work.. what is the clock rate of PS?

[@DigitronixNepal]

Hello foxbat296, in our design processor-PS is running at 666MHz and the PWM IP is running at 100MHz. thank you for your comment!
Join our Embedded System Design with Zynq FPGA course at Udemy at Ultra-Low Cost Coupon, for FREE/Ultra-Low Cost Coupon Codes: logictronix.com/online-courses/.

[@albakhru33]

This video use verilog when 'Modifying My_PWM_Core_v1_0_S00_AXI', can you make tutorial how if use vhdl language ?

[@DigitronixNepal]

@Mohamad Alvin Bakhru Rahmika, we already have a tutorial on How to create a Custom IP in VHDL in VIVADO for ZedBoard. Have a Look:th-cam.com/video/J0uLCwEWBJo/w-d-xo.html

[@albakhru33]

Alright, thanks I already done with that tutorial..
Can you help me how to make I2C IP costum tutorial ?

[@DigitronixNepal]

we are working on that , we will let you know soon.

[@ZafarKhan-kr1ll]

I can barely understand the audio even with handfree. You should first review the video for audio before uploading it to your channel.

[@DigitronixNepal]

We noted your feedback!