RC Circuit with Pulse Input- Part 5 | VLSI interview |Analog Design Interview preparation

Explore the fascinating dynamics of an RC circuit in this video, where we delve into the nuances of T=0.2 ms and Wp=0.1 ms, with R=1K and C=1uF. The interplay of time constants (T, Wp) reveals intriguing behavior-T significantly surpasses the time constant(RC), while Wp remains notably shorter. This scenario neither let the capacitor fully discharge nor fully charging due to the tight 0.1 ms window of Wp and T-wp
To audit more videos on this channel . Walk through the below links.
• Why does the capacitor... - RC Circuit Part-1 Why does capacitor not allow sudden change in voltage?
• RC Circuit with pulse ... - RC Circuit with Pulse Input- Part 2
• RC Circuit with Pulse ... RC Circuit with Pulse Input -Part 3
• RC Circuit with Pulse ... RC Circuit with Pulse Input -Part 4
• What is gate induced d... - GIDL : Gate Induced drain leakage
• What is drain induced ... DIBL : Drain Induced barrier lowering
• Why do we consider PMO... Why is PMOS pull up and NMOS pull down network?
• Why is the input imped... why is the input impedance of an operational amplifier high?