Implementing 8X1 MUX using 4X1 MUX (Special Case)
ฝัง
- เผยแพร่เมื่อ 6 ก.พ. 2025
- Digital Electronics: Implementing 8X1 MUX using 4X1 MUX (Special Case)
Contribute: www.nesoacademy...
Website ► www.nesoacademy...
Facebook ► goo.gl/Nt0PmB
Twitter ► / nesoacademy
Pinterest ► / nesoacademy
By far the best playlist I have encountered on the internet. The procedural teaching is so neat. :)
Link of playlist
Ye
8 and 9 years old videos helping millions of students and will help more of the students in future
Best playlist for digital logic. Even paid courses can't match this level of teaching. Thank you sir 🙏
i didnt even listen to class about this topic your videos are helping me to understand about topics and to score good marks in my exam ! thanks a lot
Same case!!!! :)
after watching some of your videos, i understood in 1 hour what i couldnt understand in one week with our teacher, i won't blame him, maybe problem is in me because my class fellows were dealing good with it, but still your explanation suit everyone, thanks alot, knowledge is more precious than money, and you are sharing it without a concrete price, you saved my semester :') lol , thanks again
This playlist is actually our entire course.....really helpful.....so glad youtube exist and this channel exists
The salaries of some "useless " college professors must be given to hardworking TH-camrs like him!!
Very true 🙌
even much more helpful than class lectures.
undoubtedly its a commendable effort!
There are also MUX with Enable which are tri-state. Whenever the enable is not active, the output of MUX is in HIGH IMPEDANCE (HIGH Z) STATE. This technology can eliminate the need for OR gate in the final stage.
Our Professor just assumed that we knew these things and explained it in the most terrific way.
This very simple thing was a nightmare for me.
Your teaching method is too simple ...i loved it
Thanks alot to clear my doubt about MUX tree
Best explained topic on internet still I have searched
Great video, solid speech.
I've made 16x1 MUX using 8x1 with help of this video. Thanks
Tomorrow i have exams....this is life saviour...
Thank you. it helps me a lot in doing my laboratory using Logism. You clearly discussed everything we need to know using 4:1 in 8:1 mux.
this is soo cool...this playlist is useful to all engineering students even now
thank you so much sir... the concept of mux tree is now very much clear to me...
Thank you so much for all your lectures. They helped me a lot! :-)
Teaching me everything in 2 to 3 days before exam thank you🌻
REALLY HELPFUL! without these video, I will die for the exam...
this channel always come to rescue💕
overall best lec. . now i understand mux. lot of thanks ........rating 10/10
Very well explained. Helped a lot. Thank you.
Sir Your videos have always been a gr8 help to me thank u very much
You teaching is great I owe you my job
I cracked INTEL studying from your channel.
hello !! Namaste so basically im in my first year of btech and im targeting a semiconductor company can u please give some roadmap else u can drop ur linkedin so i can connect eid u through that
Nice approach to the solution.
thank you neso academy to help me clear concepts 😊
I feel satisfied wid ur presentations...i dont understand what is taught in class...but ur presentations are really very awesome.i hope it'll b the same...thank u so much
neso academy are the best for DE
Made my work easy. Thanks dude
Thanks a lot sir you saved me from my fear of this subject
now thats called OLD BUT GOLD ❤🔥
I think we can use 3 4X1 MUXs ;
1st MUX has inputs i0 - i3 ; select lines = s1 , s0;
2nd MUX has inputs i4 - i7 ;select lines = s1 , s0;
3rd MUX with 1st two inputs = output of 1st MUX; next two inputs = output of 2nd MUX ; select lines = s2 , s2;
Nice lectures sir. Thank you.
if we don't want to use 2 4x1 MUX, then we have to connect the output of MUX 1 with i/p line I-0 of 3rd and o/p of MUX-2 with i/p line I-1, the rest i/p line can either be grounded or can remain floating. and only one selecting line will be operational
Clear and nice explanation!
Super your explanation is amazing
Video is clear and focused
Thank u so much... it helps a lot to clear all the doubts.... ❤
Best playlist..... 💯
Very good explanation.Thank you Sir
simply extrodinary
Really helpful thank you sir 😃
Hello from Brazil!
Thankyou Very much Sir
Great tutorial!
Daym! This is really amazing! Well explained
Thank u so much it is very easy to understand.
thank you very much sir for giving us huge Knowledge
i want to make a comment in turkish and german : SEN KRALSIN / DU BİST DER BESTE DAS İCH JE İN MEİNEM LEBEN GESEHEN HAB
Super teaching 💙 thank you for this video 😊
really
i want to thank you (again & again )
thank you for these amazing videos :)
Thank you for this
you are the best
sir u r great ..good job..thanks for amazing videos..
it's very clear that you can implement it using 3(4x1) Multiplexers
or you can using(2 "4x1", 1" 2x1" )
@@cyfic4586 I'm still in university, in my senior year, but I do some freelance mobile and web development
Thank you
verall best lec. . now i understand mux. lot of thanks ........rating 10/10
The way he says "varying"
the video was very nice and useful for me to learn easily. hope u publish good videos like this
Sir I have a question,if we are consider S2 as 0 then the first block will be enabled but how is S2 is 0? Even if we put an not gate there.
Same doubt brooo!!
That was very clever
Thanks alot sir
Very useful 😍
Well done
Good job Thanks a Ton!
great job!!! your videos are vary much helpful to us.
Implementation of 8×1 MUX. Using 4×1 and 2×1
Thank you bro
Your videos are very descriptive and useful. Thanks a lot but why not have subtitles this video? You must add subtitles to each of them.
thank you very much sir,,great job...:-)
thanks a million it really helps
you can use s2 , s1 and s0 as 3 digit binary no. , it will be very easy
thank you sir
Best video
I think enable is active low.If that is so then not gate shall be connected to enable line of lower mux
bro i owe you my supply fee...
You can't use s2 as an enable because in that way you are having 5 inputs, 'the enable in the MUX is usually connected with the output'
instead you can connect s2 prime to the first MUX output with an AND gate before the OR gate
and connect s2 to the second MUX output with an AND gate before the OR gate
Thanks
Thank u
Which are other cases where we find this type special cases?
Can we use the same method as using enable for any special case?
we can also implement 2:1 MUX in place of OR gate
Sir also explain, how to implement 8×1 MUX using both 2×1 MUX and 4×1 MUX . It will be useful for learners. And i love this channel 🤍.
I mean , implementation of 8×1 using four 2×1 and one 4×1 also implementation of 8×1 using two 4×1 and one 2×1 .
thanks
cool, Genius thinking
thank you so much
very useful lesson and very understanding explication well done for this Profeseur but how we can do if we wont to get i0 ????
Enable Signal can be Considered as 3rd Select line?
sir in this problem you have taken msb of truth table on left for select lines it must be on rihgt side
We can't use 2 4×1 mux and 1 2×1 mux ? Please explain sir ??
And s2 gives to that 2×1 mux
your videos are very useful!! ThankYou so much..! i had one doubts i.e how to design 16:1 Mux using 4:1 MUX??
16/4 = 4 +4/4 = 5 (4:1 mux will be required)
5, 4:1 mux 4 connected to 1
what if both muxes are working and then we use 2 and gates which determines which output will be chosen ?
implement 32s to 1 multiplexer by using 8 to 1 Multiplexer and also its VHDL program
can u please tell me , where this special case is used , i mean what's the application?
The enabled line, that is, the third selection line, is it going to be anded with AND gates inside the 4X1 MUX?
obrigado pelo vídeo!!!
thanks for the tutorial prove useful.., please how can i implement 16:1 Mux using 8:1 Mux??
Thanks
Bạn có thể làm thêm phụ đề tiếng anh được không
what are the other special cases which can be asked ??
when S2=0 a the first input,inverted s2=1,s1=0, So=1, the input is I6 not Io.
Awesome !!!!!!!!!!!!
Here u have said that IC will work if enable is high or 1. But IC works only when enable is low or grounded.Please reply!
i think whenever we are implementing a 2^n:1 MUX using 2^n-1:1 MUX, It would be implemented in this manner. This would apply only for n>2.
Bro tell me what you did at starting?
I cant understand about 8/4 =2 ,2/4=0.5 ,and in total u said it is 2.5 mux....
So that part little bit confusing.
So let me know that.
Thank you
Yeah it is confusing. I think that number "2" is the output lines of the first and the second multiplexers which will be input lines for the "third mux" which also has 4 inputs so we are going to use only two of four inputs of the third mux...