Synchronous Reset Asynchronous Reset in Sequential design with verilog code

Synchronous and Asynchronous Reset is a very important concept for interviews of VLSI jobs.
Clock and reset are synchronous in Synchronous Reset design and reset us Not in sync with clock in asynchronous design.
this video clearly explains the concept with example verilog code and waveform for Synchronous and asynchronous reset using d flipflop.
Follow @exploreelectronics for Basics
👉 Digital Electronics : • Digital Electronics
👉 Verilog HDL Basics : • Verilog HDL
👉 CMOS VLSI Design : • VLSI Design
👉 Whatsapp Channel : whatsapp.com/c...
👉 Telegram : t.me/explore_e...
#synchronous #asynchronous #reset #clock #sequential #vlsijobs #rtl #interview

[@ExploreElectronicsPlus]

Very Important for the interview! SUBSCRIBE FOR MORE!
0:30 Differences between sync and async reset
2:24 Verilog code

[@varakarri5902]

Awesome explanation sir

[@radhaa6564]

Please make videos on how to crack interviews also, it will help many freshers who are trying to get in VLSI field

[@VSCSMITHAVENKAT]

Could you please explain about giving @negedge clk and @posedgeclk in the testbench for reset