some institute charge good amount to teach these concepts and then after certain input we have to carry our research at the same time you come like an angel with a better explanation for free. really thankful
At 1.5 you can actually listen to what he says all the time. I would rather do that and just skip five seconds when I think something is irrelevant to me.
Mohammad Sadegh I would like just to thank you. This series of video is Extremely useful, and incredibly professional. I'm Italian thus I'm glad University of Bologna had the opportunity to host such a wonderful person.
Thank you very much sir for the tutorials... Your tutorial is appreciable and became very simple to understand. Please post as many tutorials as possible..
I have tried to follow same steps as you said but when I come to insert Memory Interface Generator, I only see "Run connection Automation" but not "Run block automation". What could be wrong that I am doing?
I'm greatly enjoying the series but I ran into a problem with this lesson. When I added the Memory Interface Generator there was no option to "Run Block Automation", no amount of fiddling would let me connect to the DRAM, I guess it's some new feature of Vivado 2017.4 for Windows but I cannot figure it out, would be grateful for any assistance.
at 56:30, a new Axi peripheral is generated when you run connection automation. Is there a reason why Vivado did not use the previous Axi interconnect? I believe in a previous video, you mentioned that up to 16 Master and 16 Slaves could be connected to the same Axi interconnect. Is there a reason one couldn't just use the previous axi interconnect?
Thanks! Very useful tutorial. Can you explain please, if i want to use a BRAM block just as a simple array of registers, may i connect it to same interconnect block as microblaze M_AXI_DP, not M_AXI_DC? Is there any difference to comunicate with this BRAM through DP or DC? Or basically, should EVERY memory arrays such as DDR, Flash or BRAM be connected to microblaze through DC and IC? And, if i understand correctly, IC is not necesary should be connected to external memory arrays, if i use them only for some sort of a constants container? Sorry for bad english(
Can I ask, understanding that this is just an example, but what would be the useage of this board design? I couldn't quite grasp what it was setting out to achieve
I am baffled, why does a timer interrupt require a 64k address space?? Coming from Z80 land, which has a whole memory map of 64k this makes zero sense to me... wasting 64k of address space ?
Thanks. Do you have advice to creating an AXI Lite slave block? Say I want to write a Verilog module that controls external physical (real) pins. Some pins are output, other are inputs which feed into a FIFO. I'd like the PS to access the output of the FIFO and to access control registers to configure its operation.
Thanks for the video! It is very interesting and explains everything clearly. I am very interested in learning Vivado, especially as interconnect Zynq and Microblaze do you plan to do some video to explain such communication? or maybe do you have any project in Vivado where've made? Thank you very much!
![[TH] VALORANT Champions Seoul - Grand Final - EDG vs TH](http://i.ytimg.com/vi/WvObMc9VelI/mqdefault.jpg)
Came with a list of questions and left with none! This is a killer lecture, very concise. Thanks a lot!
some institute charge good amount to teach these concepts and then after certain input we have to carry our research at the same time you come like an angel with a better explanation for free. really thankful
Good tutorials... recommend watching them at 2x speed.
At 1.5 you can actually listen to what he says all the time. I would rather do that and just skip five seconds when I think something is irrelevant to me.
Mohammad Sadegh I would like just to thank you. This series of video is Extremely useful, and incredibly professional. I'm Italian thus I'm glad University of Bologna had the opportunity to host such a wonderful person.
Thank you very much sir for the tutorials... Your tutorial is appreciable and became very simple to understand. Please post as many tutorials as possible..
Many thanks,your lecture is helpful and your English is easy to understand for Chinese.
You are awesome! Thank you for walking us through the finer details with this video.
The AXI manual is something like 2000 pages. 🤯
Yes, it's like every designing field now needs someone that studied it for 5 years, it's insane
thank you so much, i've learned a lots from these tutorials
what a great and educational video, Mohammad jan! Thanks a lot!
I have tried to follow same steps as you said but when I come to insert Memory Interface Generator, I only see "Run connection Automation" but not "Run block automation". What could be wrong that I am doing?
very good and precise tutorial, thank you 😊
Thank you, you have a great style it is engaging and very well done, thanks.
wow! you killed it man. Thank you. I look forward to publishing a tol.
Thanks ,that was very helpful .
I'm greatly enjoying the series but I ran into a problem with this lesson. When I added the Memory Interface Generator there was no option to "Run Block Automation", no amount of fiddling would let me connect to the DRAM, I guess it's some new feature of Vivado 2017.4 for Windows but I cannot figure it out, would be grateful for any assistance.
Congratulation for everything!
Sir it is possible to perform dynamic voltage frequently scaling on zynq board using vivado
you can scale the cpu running frequency. but voltage, i am not sure.
at 56:30, a new Axi peripheral is generated when you run connection automation. Is there a reason why Vivado did not use the previous Axi interconnect? I believe in a previous video, you mentioned that up to 16 Master and 16 Slaves could be connected to the same Axi interconnect. Is there a reason one couldn't just use the previous axi interconnect?
Amazing, it helps me a lot to understand AXI. But may I ask how to use it step by step, with a real application?
Thanks! Very useful tutorial. Can you explain please, if i want to use a BRAM block just as a simple array of registers, may i connect it to same interconnect block as microblaze M_AXI_DP, not M_AXI_DC? Is there any difference to comunicate with this BRAM through DP or DC? Or basically, should EVERY memory arrays such as DDR, Flash or BRAM be connected to microblaze through DC and IC?
And, if i understand correctly, IC is not necesary should be connected to external memory arrays, if i use them only for some sort of a constants container? Sorry for bad english(
Thanks for these tutorials.
Thanks bro for sharing all the videos. Very helpful!
Thanks for this great tutorial.
Can I ask, understanding that this is just an example, but what would be the useage of this board design? I couldn't quite grasp what it was setting out to achieve
I am baffled, why does a timer interrupt require a 64k address space?? Coming from Z80 land, which has a whole memory map of 64k this makes zero sense to me... wasting 64k of address space
?
Amazing work mate!!!
Great tutorial! Thank you!
Thanks. Do you have advice to creating an AXI Lite slave block? Say I want to write a Verilog module that controls external physical (real) pins. Some pins are output, other are inputs which feed into a FIFO. I'd like the PS to access the output of the FIFO and to access control registers to configure its operation.
Hi, Yes! I will cover this in detail in future videos.
Mohammadsadegh Sadri hi sir could you please tell me how to used zynq spi and write c code for spi .
Thanks a lot, really u done very good work.
Hi,
I want to read and write the data to DDR3(as a slave ) using MicroBlaze(as a master). Is this Design work for that??
yes Sir ! he obiviously added an AXI DRAM Conroller to perform a write and read transaction from MicroBlaze ( Master) to DRAM (Slave).
Thanks for the video.
Run at x1.75. Sounds perfect.
Great tutorial!
Thanks for the video! It is very interesting and explains everything clearly. I am very interested in learning Vivado, especially as interconnect Zynq and Microblaze do you plan to do some video to explain such communication? or maybe do you have any project in Vivado where've made? Thank you very much!
Hi, I am going to do that. just step by step! soon I will begin creating designs with the zynq directly. thanks.
Thanks alot , really its very helpful. . .
Really useful, cheers!
Great . Thank you.
Do you think that MicroBlaze is still popular and is a good choice for many embedded system designs at the moment?
i very think microblaze is still a useful option for many projects.
Ranme ❤❤
Rama
Naomi kHbaicdia