- 5
- 5 438
Daniel Sapir
เข้าร่วมเมื่อ 15 ต.ค. 2011
In this channel I will upload analog design videos which will explain how to simulate basic and advance analog circuits in cadence, virtuoso.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
feel free to subscribe and ask question regarding the videos or ask for more videos !
About me :
I am an electrical engineer working on analog, RFIC, System design validation in post-silicon environment. Analog design is an hobby for me and all the knowledge I'm presenting here in the videos are from books, academy, fellows engineers knowledge and other internet sources, hope you all enjoy !
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
feel free to subscribe and ask question regarding the videos or ask for more videos !
About me :
I am an electrical engineer working on analog, RFIC, System design validation in post-silicon environment. Analog design is an hobby for me and all the knowledge I'm presenting here in the videos are from books, academy, fellows engineers knowledge and other internet sources, hope you all enjoy !
Quarter Lambda - Part II of Matching-Networks
Part II of RF Matching Networks series. In this Video I will demonstrate how to match a load to a source with Quarter Lambda Transmission Line using Smith Chart & ADS CAD tools.
We will simulate S11,S21,Smith and Zin over frequencies.
We will simulate S11,S21,Smith and Zin over frequencies.
มุมมอง: 44
วีดีโอ
LC network - Part I of Matching-Networks
มุมมอง 824 ปีที่แล้ว
Part I of RF Matching Networks series. In this Video I will demonstrate how to match a load to a source withLC network (a.k.a L-section) using Smith Chart & ADS CAD tools. We will simulate S11,S21,Smith and Zin over frequencies.
Common Source circuit variations
มุมมอง 6195 ปีที่แล้ว
In this video I will demonstrate different Common Source single stage variations such as : - Basic CS stage - intrinsic gain - current source load - diode connected load - degeneration resistor we will simulate each variations in cadence virtuoso and learn about the difference voltage gain and Rin/Rout of each variation The video follows Razavi's electronics I 37 lecture which can be found here...
cascade stage design using gmoverid method
มุมมอง 4605 ปีที่แล้ว
In this video I will demonstrate how to design a 2 stage Common Source (cascade) circuit using "gmoverid" method. This is the second example of "gmoverid" method, please view the first example (basic CS) for any introduction.
gm/Id method - Common Source design example
มุมมอง 4.2K5 ปีที่แล้ว
In this video I will demonstrate a Common Source stage amplifier design using the "gmoverid" method. I will also compare the results to the "square law" method
תודה רבה דניאל :)
volume is way too low
Can we please get more analog design videos on Cadence Virtuoso with explanation. By the way one more favour, can you modify your audio recording in the upcoming videos because you are not quite audible in the videos.
Thanks @Amarnath for your comment, but unfortunately I do not have time currently to upload more videos :/
@@danielsapir1613 Could you please recommend a website where we can access content on how to make good use of Cadence Virtuoso
@@amarnathbr3420 I can give you several links from other youtube channels - th-cam.com/video/xk6xNfA8vXc/w-d-xo.html th-cam.com/video/RCGw4hx7nl0/w-d-xo.html
also - cmosedu.com/
@@danielsapir1613 Thank you :)
What software you are using to take notes?
OneNote
very helpful. Thanks a lot. If possible, please post more examples of using the gm/Id method in design. A great example would be an OpAmp or OTA
Thanks, excellent video!
Can you please let me know why Rd is equal to one over 2pi*f*C?
Yes. This is a standard pole equation - w_pole=1/(RC). Since each node of a circuit contributes a pole, you can see ("by inspection") that the node from MOS drain to AC GND has only Rd (or RL) and CL.
single stage RC ckt Time constant
@@danielsapir1613 thanks :)
Thanks Daniel. 👍
Thanks it's very clear, I learned a lot
Great to hear that Yoav, thank you for your reply!