[@ArifMahmood]

SV RTL adder code:
github.com/aarifboy/verilogvsvhdl/blob/main/adder.sv
VHDL RTL code:
github.com/aarifboy/verilogvsvhdl/blob/main/adder.vhd