VERILOG LANGUAGE FEATURES (PART 1)

[@anuragagarwal4576]

@29:16 Shouldn't we have to add " wire t1, t2 " also ?

[@suswakath3819]

Yes, it must be added. It is an error in the slide.

[@anupammathur17]

Yes, that's the mistake in the slide.