Field Effect Transistor Working in Tamil

FET- Field-Effect Transistor Construction and working principle of Operation.
A Field Effect Transistor (FET) is a three-terminal semiconductor device. Its operation is based on a controlled input voltage. By appearance JFET and bipolar transistors are very similar. However, BJT is a current controlled device and JFET is controlled by input voltage. Most commonly two types of FETs are available.
Junction Field Effect Transistor (JFET)
Metal Oxide Semiconductor FET (IGFET)
Junction Field Effect Transistor
The functioning of Junction Field Effect Transistor depends upon the flow of majority carriers (electrons or holes) only. Basically, JFETs consist of an N type or P type silicon bar containing PN junctions at the sides. Following are some important points to remember about FET −
Gate − By using diffusion or alloying technique, both sides of N type bar are heavily doped to create PN junction. These doped regions are called gate (G).
Source − It is the entry point for majority carriers through which they enter into the semiconductor bar.
Drain − It is the exit point for majority carriers through which they leave the semiconductor bar.
Channel − It is the area of N type material through which majority carriers pass from the source to drain.
There are two types of JFETs commonly used in the field semiconductor devices: N-Channel JFET and P-Channel JFET.
N-Channel JFET
It has a thin layer of N type material formed on P type substrate. Following figure shows the crystal structure and schematic symbol of an N-channel JFET. Then the gate is formed on top of the N channel with P type material. At the end of the channel and the gate, lead wires are attached and the substrate has no connection.
When a DC voltage source is connected to the source and the drain leads of a JFET, maximum current will flow through the channel. The same amount of current will flow from the source and the drain terminals. The amount of channel current flow will be determined by the value of VDD and the internal resistance of the channel.
A typical value of source-drain resistance of a JFET is quite a few hundred ohms. It is clear that even when the gate is open full current conduction will take place in the channel. Essentially, the amount of bias voltage applied at ID, controls the flow of current carriers passing through the channel of a JFET. With a small change in gate voltage, JFET can be controlled anywhere between full conduction and cutoff state.
Thank you for watching

[@user-oj7ts2jk1u]

We spend the money for the college,but I learned the concept only by this type of videos😅

[@ragapriyakarthikeyan3139]

Perfect video for last day preparation for exams💯

[@m.k.barathdass]

I got an opportunity to see this nobleman lively 😍 thanks to God 🙏 for blessing me with such a kind hearted man..

[@dhayasekar8787]

Even though my Professor Take this topic in Advanced English... I love this man😉

[@Teenu]

sir best explanation, very helpful for basic electrical engineering semester 2

[@pratheepk5082]

Ur the master piece in the world superb..... Sir lv u soo much ur teaching plz continue sir

[@NIRMAL-rw6zn]

The bestest EEE Teacher ever!

[@sivaadeesh7724]

Sir, i am studying in PSG college of technology, coimbatore. I joined the college late and i was nervous that I don't know the topics held in analog and digital electronics. After watching all ur videos i got a clear explanation about the topics . Thank you sir❤️.

[@arjun_edits143]

Me too....From same college Sir,currently preparing for semester...Very well explained,easily understandable in mother tongue Sir!❤

[@longdistancerelation2465]

Me from CIT Coimbatore 🙂

[@ffvloger1138]

Me from Pakistan iit😅

[@velumani632]

@@longdistancerelation2465 me from gct

[@birundha6407]

Crystal clear explanation sir. Thank you for sharing your videos sir

[@Unicorn-yz1bq]

Ippa dan sir ellamae puryudu. Romba nandri sir.

[@jimgilmour2336]

Awesome explanation sir 🔥🔥🔥 it was more simple to understand thank you soo much sir ❤

[@TheMariapparaj]

Your teaching learning process is very good sir. Thank you.

[@AJAYKUMAR-ul8im]

Thank you for your clear explanation sir 👍

[@mahalakshmiv5964]

Thank you for clear explanation sir

[@pradeep6690]

Nice explanation sir.. Pls continue ur support..

[@manivelrmanivel5305]

ஆசானுக்கு வணக்கம்,மிக நன்று, நன்றி ஐயா.

[@dhanabalanm3112]

Master of electrical subject

[@vigneshrajan4297]

really perfect teaching

[@VinothkumarKalimuthu]

Well explained sir.

[@n.punithapunitha4141]

Thanku sir for posting this

[@salaijanagaraj9880]

Thank you so much sir

[@abishavigneshwaran3576]

Great job sir

[@zohoaddicts2941]

Hello sir, I am having doubt, whether this video is for JFET

[@yasinsherif8875]

Very useful sir💞

[@dvksmilyboy]

Great explain sir✨

[@ridafathimawajid4058]

Thankyou sir!

[@rajabalaji1404]

Thank you sir

[@deeeptjagadeesanp2325]

தெய்வமே.....

[@sriramjayaraman7722]

Such a beautiful lecture I have ever seen this 😍

[@EEEVIDS]

Thanks a lot 😊

[@arjunmohan2908]

Sir Inga neenga solra depletion width n channel and p channel meet aagra point la form aagratha?

[@hariharan-yi8tf]

Conventional "I" flow from + to - then how can you get o/p in drain? 8086 no lecture on this yet, sir

[@its_msCool]

clear sir

[@ap_sp]

Thank u sir

[@tnpsc-es4yb]

Sir vgs negative voltage kudukura apo namakku drain current decrease aaguthu sir , vgs ah increase pandra apo depletion layer um increase aagum so namaku apovum drain current kammiya than kidaikum ah sir

[@Ragul2305-fm3iv]

Thank you sirrr

[@freeenergyelectricity3999]

சுண்ணாம்பு நீாில் (நோ் மின்னோட்டம்) மின்சாரம் உற்பத்தி செய்யமுடியும் டிரான்சிஸ்டர் மூலம் ஆம்பியர் அதிகப்படுத்த முடியுமா? விளக்கம் தேவை ஐயா!

[@Basilica2003]

This is jfet ha sir?

[@madhankumars4671]

24 volt circuit explain on mechanical please sir

[@pragadeeshsaravanan8566]

Sir jfet explain pannuga

[@subimask6214]

07:25 If the width of the Depletion layer increses ,the current will be reduced.....

[@cruze3148]

Yes u are correct

[@ponventhanvetri8805]

Why vgs = -ve(value)

[@ECNISHOKAP]

Because it is reverse biased

[@Manikandan-sv7qx]

Sir difference between JFET and FET

[@Rainbowcolours09]

I think simply FET is called as JFET..two r same...

[@Manikandan-sv7qx]

But known one rise in staff

[@vincys8217]

Thankyou sir

[@archanas7782]

Thankyou sir