Around 8:40, why is the delta t equal to the clock period and not half of the clock period? If we're looking at the amount of charge lost during the discharge, doesn't that only occur for the time that the second MOSFET is on (which is half of the period)? Thank you
Hello ma'am. Thank you for the lesson. Our thesis topic is all about Switched-Capacitor voltage doubler. Can you recommend some references for our study? Thank you so much!
![fellow fellow - พรุ่งนี้ไม่มีใครรู้ feat. INK WARUNTORN [OFFICIAL MV]](http://i.ytimg.com/vi/QP6JyjYx_W0/mqdefault.jpg)
I can not thank you enough for this video. Watched a couple of videos but yours is the best.
wow this video was so easy to understand and thoroughly explained
It is from Floyds Book. Nice explanation
this technology is typically used in FPAA designing
Thank you so much. Very very well explained. That's why I have subscribed to your channel. God bless you.
Thanks for the lesson .This was really helpful.
great video, very useful
Very good .
Around 8:40, why is the delta t equal to the clock period and not half of the clock period? If we're looking at the amount of charge lost during the discharge, doesn't that only occur for the time that the second MOSFET is on (which is half of the period)? Thank you
Reason is (V1-V2) voltage difference comes during a one clock cycle. During clk high cap charge to V1, during clk low, cap discharge up to V2.
Thank you!
Hello ma'am. Thank you for the lesson. Our thesis topic is all about Switched-Capacitor voltage doubler. Can you recommend some references for our study? Thank you so much!
suggest me a reference book.
so good i understand it
can i have your mail to send you question about another electric questions ???