Logically exclusive and physically exclusive clocks

[@fapdayz]

Should PLL clocks from same PLL be excluded from each other?

[@DSPY1009]

How are we constraining logical exclusive clock??
I know about set false path command.
IS there any other way also?

[@vlsideepdive]

set_clock_groups -logically_exclusive