Implementation of Half Adder and Full Adder using VHDL in Xilinx

[@knowledgetv9278]

thanks doctor