STM32L4 training: 06.1 Timers - General purpose timers (TIMx) theory

แชร์
ฝัง
  • เผยแพร่เมื่อ 20 ธ.ค. 2024

ความคิดเห็น • 13

  • @subramaniantr2091
    @subramaniantr2091 4 ปีที่แล้ว +31

    I stood up from my chair on my feet chin up, chest out, shoulders back, stomach in with love and pride for my nation for the next 40 minutes listening to the Big Brother roaring about STM 32 timers.

  • @happyhippr
    @happyhippr 2 ปีที่แล้ว +1

    appreciate this nice overview of tim features. thanks

  • @wolpumba4099
    @wolpumba4099 5 หลายเดือนก่อน

    *Summary*
    *Overview (**0:26**):*
    * STM32 timers offer versatile timing resources for hardware and software tasks.
    * They can generate waveforms, measure input signal characteristics, and react to external events.
    * Based on a scalable architecture, most STM32 timers share common operating principles.
    *Key Features (**1:36**):*
    * Scalable architecture across different timer derivatives.
    * Variety of input/output channels.
    * 16-bit (some 32-bit) counters.
    * Linking and synchronization capabilities for complex timing applications.
    * Motor control and digital power conversion features on specific timers.
    *Timer Functionality:*
    * *Clocking (**3:42**):* Internal clock sources, external clocking, internal triggers, and encoder inputs.
    * *Counting Period Management (**4:59**):* Linear clock prescaler, auto reload register, and repetition counter for adjustable counting period and interrupt rate.
    * *Counting Modes (**6:29**):* Up/down counting, center-aligned PWM for reduced noise, and quadrature encoder support.
    * *Internal Time Base (**7:44**):* Provide periodic interrupts, time-out protection, and triggers for other peripherals.
    * *Input Capture (**8:42**):* Programmable edge sensitivity, event prescaler, digital filtering, and advanced capture options like clear-on-capture and PWM input mode.
    * *Output Compare (**11:35**):* Generates events based on counter comparison, triggers interrupts, DMA requests, and output pin actions. Features include preload register, one-pulse mode (12:26), and retriggerable pulses.
    * *PWM Modes (**13:21**):* Edge-aligned, center-aligned (reduced noise), asymmetric, combined, variable frequency (16:12), and duty cycle control modes.
    * *Cascading Timers (**17:48**):* Master-slave configurations for larger time bases (e.g., 48-bit timer) and complex waveform generation.
    * *Motor Control Features (**21:21**):* Specialized PWM modes, dead time insertion, six-step mode for brushless DC motors, power stage protection circuitry, support for various sensors (encoders, hall sensors, tachometers), and synchronized ADC triggering.
    * *Dead Time Insertion (**22:25**):* Generates non-overlapping complementary PWMs for safe half-bridge operation, features programmable duration and write-once lock for safety.
    * *Six-Step / Block Commutation (**23:37**):* Offloads CPU for BLDC motor drive, utilizes two synchronized timers for Hall sensor signal handling and PWM generation.
    * *Break Function (**25:04**):* Hardware protection mechanism that disables PWM outputs in case of faults, features multiple sources (internal errors, voltage detectors, sensor inputs), configurable fault states, and dead time insertion for smooth power stage shutdown. Bidirectional break inputs (27:36).
    * *ADC Triggering (**28:22**):* Synchronized ADC triggering for accurate measurements in motor control applications, multiple triggering options (compare events, TRGO event, TRGO2 output).
    * *Interrupts and DMA (**31:00**):* Most events can trigger interrupts or DMA requests, repetition counter for managing interrupt rate, DMA burst mode (32:02) for efficient multi-register updates.
    * *Low Power Modes (**33:08**):* Operation in run and sleep modes, frozen in stop mode, powered down in standby and shutdown modes.
    * *Debug Mode (**33:27**):* Timer clock and counter control during debugging to protect power stages and prevent uncontrolled motor states.
    *Programming Tips (**37:43**):*
    * Use iterative approach to find optimal prescaler and auto reload values for desired PWM frequency (34:10).
    * Remember to enable the MOE bit for timers with dead time generators to activate outputs.
    *Additional Resources (**40:04**):*
    * Application notes AN2592, AN4013, and AN40507 provide further insights and practical examples.
    i used gemini 1.5 pro to summarize the transcript

  • @paulg.3067
    @paulg.3067 4 ปีที่แล้ว +12

    This must be the speaker of the cold war nuclear threat exercise documentaries

  • @saeidyazdani
    @saeidyazdani 6 ปีที่แล้ว +1

    Perfect! ST should do more indepth presentation like this!

  • @jontylewis7301
    @jontylewis7301 3 ปีที่แล้ว +1

    Never knew the soldier from TF2 worked at STM