Lecture 5: VHDL - Combinational circuit

[@Alex-rv8gw]

what do you mean not the gate level?

[@shanmukapalnati6330]

🙂🙂🙂🙂🙂🙂🙂🙂 continue your lecture on hdls

[@elshazlio]

Thanks