Verification of basic Logic gates (Verilog program using Modelsim software)

[@mokhanes]

It is very useful to me, thank you for the video mam.