Lets Learn
Lets Learn
  • 10
  • 190 173
2:1 Multiplexer Using Transmission Gates|| CMOS Layout Designs_4||
Connecting PMOS and NMOS devices together in parallel we can create a basic bilateral CMOS switch, known commonly as a “Transmission Gate”. Transmission gates are quite different from conventional CMOS logic gates as the transmission gate is symmetrical, or bilateral, that is, the input and output are interchangeable. Thus the transmission gate acts as a “closed” switch when S = 0, while the gate acts as an “open” switch when S = 1 operating as a voltage-controlled switch.
มุมมอง: 7 222

วีดีโอ

CMOS NOR gate Using Microwind || CMOS Layout Designs_3||7:42CMOS NOR gate Using Microwind || CMOS Layout Designs_3||
CMOS NOR gate Using Microwind || CMOS Layout Designs_3||
มุมมอง 8273 ปีที่แล้ว
A CMOS NOR contains two PMOS and two NMOS transistors connected as Pull-up and Pull-down network respectively. In Pull-up network, PMOS transistors are connected in series whereas in Pull-down network, NMOS transistors are connected in parallel. To have same rise time and fall time ie Tr =Tf, Wp is selected as four times Wn ie Wp = 4Wn
CMOS NAND Using Microwind || CMOS Layout Designs_2||12:36CMOS NAND Using Microwind || CMOS Layout Designs_2||
CMOS NAND Using Microwind || CMOS Layout Designs_2||
มุมมอง 2.7K3 ปีที่แล้ว
A CMOS NAND contains two PMOS and two NMOS transistors connected as Pull-up and Pull-down network respectively. In Pull-up network, PMOS transistors are connected in parallel whereas in Pull-down network, NMOS transistors are connected in series. Output of CMOS NAND goes LOW only when both the inputs are high.
CMOS Inverter Using Microwind || CMOS Layout Designs_1||14:00CMOS Inverter Using Microwind || CMOS Layout Designs_1||
CMOS Inverter Using Microwind || CMOS Layout Designs_1||
มุมมอง 1.8K3 ปีที่แล้ว
A CMOS inverter contains a PMOS and a NMOS transistor connected at the drain and gate terminals, a supply voltage VDD at the PMOS source terminal, and a ground connected at the NMOS source terminal, were VIN is connected to the gate terminals and VOUT is connected to the drain terminals. We observe change in Rise Time(Tr), Fall Time (Tf) and in power dessipation for different Wp and Wn ratio.
Xilinx ISE Tutorial || VHDL CODE || SIMULATION OF SHIFT REGISTER || SERIAL IN SERIAL OUT ||21:25Xilinx ISE Tutorial || VHDL CODE || SIMULATION OF SHIFT REGISTER || SERIAL IN SERIAL OUT ||
Xilinx ISE Tutorial || VHDL CODE || SIMULATION OF SHIFT REGISTER || SERIAL IN SERIAL OUT ||
มุมมอง 14K3 ปีที่แล้ว
This video describes the complete simulation flow step by step for VHDL Code using Xilinx ISE Design Suite 14.7 . It helps VHDL programmers to understand the working of SHIFT REGISTR along with simulation waveforms. The VHDL code further elaborates the concept of 1. Serial-In-Serial-Out (Right Shift) 2. Serial-In-Serial-Out (Left Shift) 3. Serial-In-Parallel-Out 4. Parallel-In-Parallel-Out
Xilinx ISE DESIGN SUITE TUTORIAL|| Simulation Of 16X8 FIFO Memory || VHDL Code18:34Xilinx ISE DESIGN SUITE TUTORIAL|| Simulation Of 16X8 FIFO Memory || VHDL Code
Xilinx ISE DESIGN SUITE TUTORIAL|| Simulation Of 16X8 FIFO Memory || VHDL Code
มุมมอง 10K4 ปีที่แล้ว
This video describes the complete simulation flow step by step for VHDL Code using Xilinx ISE Design Suite 14.7 . It helps beginners to understand the working of FIFO Memory with simulation waveforms. To understand the theory of 16X8 FIFO Memory please watch , th-cam.com/video/Z2SL8LmdUSQ/w-d-xo.html
VHDL CODE || Explanation OF 16X8 FIFO MEMORY12:30VHDL CODE || Explanation OF 16X8 FIFO MEMORY
VHDL CODE || Explanation OF 16X8 FIFO MEMORY
มุมมอง 6K4 ปีที่แล้ว
This video explains working of 16X8 FIFO Memory in detail. It helps beginners to understand : 1. Write operation with WPTR 2.Read operation with RPTR 3.Memory Full warning 4.Memory Empty warning
Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code For 4 BIT ALU With Flag Register17:40Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code For 4 BIT ALU With Flag Register
Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code For 4 BIT ALU With Flag Register
มุมมอง 15K4 ปีที่แล้ว
This video describes the complete simulation flow step by step for VHDL Code using Xilinx ISE Design Suite 14.7 . It helps beginners to understand the working of 4 Bit ALU gate along with simulation waveforms. The VHDL code also elaborates on : 1.Arithmetic operations like Addition & Subtraction 2.Logical operations like AND , OR, NAND, NOR, XOR, XNOR 3.Status of Flag Register which includes Si...
Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code for AND Gate8:50Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code for AND Gate
Xilinx ISE Design Suite 14.7 Simulation Tutorial || VHDL Code for AND Gate
มุมมอง 121K4 ปีที่แล้ว
This video describes the complete simulation flow step by step for VHDL Code using Xilinx ISE Design Suite 14.7 . It helps beginners to understand the working of AND gate along with simulation waveforms.
VHDL CODE ALU_4BIT16:26VHDL CODE ALU_4BIT
VHDL CODE ALU_4BIT
มุมมอง 11K4 ปีที่แล้ว
This video describes the complete simulation of a VHDL CODE using Xilinx ISE DESIGN SUIT 14.7 This video helps beginners to understand the working of 4bit ALU along with simulation waveform results. !! KEEP LEARNING !! KEEP GROWING !!