- 148
- 109 098
Job Seeker
India
เข้าร่วมเมื่อ 6 ธ.ค. 2017
On this channel, we are sharing videos of semiconductor VLSI, career guidance, job, job options, government scheme discussion and other important information, which will be helpful to you guys. if you want such content, Encourage us by subscribing to the channel.
ThankYou
हम इस चैनल पर सेमीकंडक्टर VLSI कैरियर गाइडेंस जॉब कैसे प्राप्त करें जॉब आप्सन्स गवर्नमेंट स्कीम डिस्कशन और अन्य महत्वपूर्ण जानकारी भरे विडिओ साझा कर रहे है जो आम लोगो को सहायक होगा और आशा करता हूँ की कुछ हेल्पफुल भी होगा अगर आप ऐसे ही कंटेंट चाहते है तो चैनल सब्सक्राइब करके हमारा हौसला बढाइये
धन्यवाद्
ThankYou
हम इस चैनल पर सेमीकंडक्टर VLSI कैरियर गाइडेंस जॉब कैसे प्राप्त करें जॉब आप्सन्स गवर्नमेंट स्कीम डिस्कशन और अन्य महत्वपूर्ण जानकारी भरे विडिओ साझा कर रहे है जो आम लोगो को सहायक होगा और आशा करता हूँ की कुछ हेल्पफुल भी होगा अगर आप ऐसे ही कंटेंट चाहते है तो चैनल सब्सक्राइब करके हमारा हौसला बढाइये
धन्यवाद्
GIDL in MOSFETs: Understanding Gate-Induced Drain Leakage effect & mitigation techniques@Job_seeker
For all notification, ppt, pdf follow my Telegram Channel:
t.me/job_seeker_tech
A video about GIDL (Gate-Induced Drain Leakage) in MOSFETs:
Title
GIDL in MOSFETs: Understanding Gate-Induced Drain Leakage
Description
In this video, we'll delve into the world of GIDL, a critical phenomenon that affects the performance and reliability of modern MOSFETs. GIDL, or Gate-Induced Drain Leakage, occurs when the gate voltage induces a leakage current between the drain and the substrate.
*What is GIDL?*
We'll start by explaining the physics behind GIDL, including the role of the gate voltage, drain voltage, and oxide thickness.
*Causes of GIDL*
Next, we'll discuss the primary causes of GIDL, including:
1. *High gate voltages*: Elevated gate voltages can increase the electric field in the oxide, leading to GIDL.
2. *Thin gate oxides*: The use of thin gate oxides can exacerbate GIDL by increasing the electric field.
3. *High drain voltages*: Elevated drain voltages can also contribute to GIDL.
*Effects of GIDL*
GIDL has several consequences on MOSFET operation, including:
1. *Increased off-state current*: GIDL can cause a significant increase in the off-state current, leading to power consumption issues.
2. *Reduced device reliability*: GIDL can also reduce the reliability of the MOSFET by increasing the stress on the oxide.
*Mitigation Techniques*
To minimize the effects of GIDL, several techniques can be employed, including:
1. *Optimizing gate oxide thickness*: Using a thicker gate oxide can help reduce GIDL.
2. *Reducing gate voltage*: Lowering the gate voltage can also help minimize GIDL.
3. *Using GIDL-resistant device structures*: Some device structures, such as the silicon-on-insulator (SOI) structure, can help reduce GIDL.
*Conclusion*
In conclusion, GIDL is a critical phenomenon that affects the performance and reliability of modern MOSFETs. Understanding the causes, effects, and mitigation techniques of GIDL is essential for designing and optimizing reliable MOSFET-based circuits.
Keywords
GIDL, Gate-Induced Drain Leakage, MOSFET, gate oxide, drain voltage, off-state current, device reliability.
Hashtags
#GIDL #MOSFET #GateInducedDrainLeakage #SemiconductorPhysics #ElectronicsEngineering #DeviceReliability #CircuitDesign
A custom layout design engineer:
Custom layout design
IC design
VLSI
Semiconductor engineering
Microelectronics
Electronic design automation (EDA)
- Physical design
- Netlist to GDS
RTL design
Digital circuit design
Analog circuit design
Mixed-signal design
- Layout optimization
- Design for manufacturability (DFM)
- Design for testability (DFT)
Hashtags:
#CustomLayoutDesign
#ICDesign
#VLSI
#SemiconductorEngineering
#Microelectronics
#EDA
#PhysicalDesign
- #NetlistToGDS
#RTLDdesign
#DigitalCircuitDesign
#AnalogCircuitDesign
#MixedSignalDesign
#LayoutOptimization
#DFM
#vlsitraining
#vlsi
#jobseeker
#jobseekers
#job_seeker
#semiconductor
#DFT
#ElectronicDesign
#ChipDesign
#SemiconductorDesign
#MicrochipDesign
Additional hashtags for specific skills:
#CadenceVirtuoso
#SynopsysICCompiler
#MentorGraphicsCalibre
#TSMC
#UMC
#GlobalFoundries
#SamsungFoundry
#IntelCustomFoundry
To showcase your skills and expertise as a custom layout design engineer.
Copyright Disclaimer under section 107 of the Copyright Act 1976, allowance is made for “fair use” for purposes such as criticism, comment, news reporting, teaching, scholarship, education and research. Fair use is a use permitted by copyright statute that might otherwise be infringing.
If any copyrighted content is used in this video so that is belong under the fair use policy and such clip or photo and all copyright belong to respective owner
t.me/job_seeker_tech
A video about GIDL (Gate-Induced Drain Leakage) in MOSFETs:
Title
GIDL in MOSFETs: Understanding Gate-Induced Drain Leakage
Description
In this video, we'll delve into the world of GIDL, a critical phenomenon that affects the performance and reliability of modern MOSFETs. GIDL, or Gate-Induced Drain Leakage, occurs when the gate voltage induces a leakage current between the drain and the substrate.
*What is GIDL?*
We'll start by explaining the physics behind GIDL, including the role of the gate voltage, drain voltage, and oxide thickness.
*Causes of GIDL*
Next, we'll discuss the primary causes of GIDL, including:
1. *High gate voltages*: Elevated gate voltages can increase the electric field in the oxide, leading to GIDL.
2. *Thin gate oxides*: The use of thin gate oxides can exacerbate GIDL by increasing the electric field.
3. *High drain voltages*: Elevated drain voltages can also contribute to GIDL.
*Effects of GIDL*
GIDL has several consequences on MOSFET operation, including:
1. *Increased off-state current*: GIDL can cause a significant increase in the off-state current, leading to power consumption issues.
2. *Reduced device reliability*: GIDL can also reduce the reliability of the MOSFET by increasing the stress on the oxide.
*Mitigation Techniques*
To minimize the effects of GIDL, several techniques can be employed, including:
1. *Optimizing gate oxide thickness*: Using a thicker gate oxide can help reduce GIDL.
2. *Reducing gate voltage*: Lowering the gate voltage can also help minimize GIDL.
3. *Using GIDL-resistant device structures*: Some device structures, such as the silicon-on-insulator (SOI) structure, can help reduce GIDL.
*Conclusion*
In conclusion, GIDL is a critical phenomenon that affects the performance and reliability of modern MOSFETs. Understanding the causes, effects, and mitigation techniques of GIDL is essential for designing and optimizing reliable MOSFET-based circuits.
Keywords
GIDL, Gate-Induced Drain Leakage, MOSFET, gate oxide, drain voltage, off-state current, device reliability.
Hashtags
#GIDL #MOSFET #GateInducedDrainLeakage #SemiconductorPhysics #ElectronicsEngineering #DeviceReliability #CircuitDesign
A custom layout design engineer:
Custom layout design
IC design
VLSI
Semiconductor engineering
Microelectronics
Electronic design automation (EDA)
- Physical design
- Netlist to GDS
RTL design
Digital circuit design
Analog circuit design
Mixed-signal design
- Layout optimization
- Design for manufacturability (DFM)
- Design for testability (DFT)
Hashtags:
#CustomLayoutDesign
#ICDesign
#VLSI
#SemiconductorEngineering
#Microelectronics
#EDA
#PhysicalDesign
- #NetlistToGDS
#RTLDdesign
#DigitalCircuitDesign
#AnalogCircuitDesign
#MixedSignalDesign
#LayoutOptimization
#DFM
#vlsitraining
#vlsi
#jobseeker
#jobseekers
#job_seeker
#semiconductor
#DFT
#ElectronicDesign
#ChipDesign
#SemiconductorDesign
#MicrochipDesign
Additional hashtags for specific skills:
#CadenceVirtuoso
#SynopsysICCompiler
#MentorGraphicsCalibre
#TSMC
#UMC
#GlobalFoundries
#SamsungFoundry
#IntelCustomFoundry
To showcase your skills and expertise as a custom layout design engineer.
Copyright Disclaimer under section 107 of the Copyright Act 1976, allowance is made for “fair use” for purposes such as criticism, comment, news reporting, teaching, scholarship, education and research. Fair use is a use permitted by copyright statute that might otherwise be infringing.
If any copyrighted content is used in this video so that is belong under the fair use policy and such clip or photo and all copyright belong to respective owner
มุมมอง: 41
วีดีโอ
Channel Length Modulation (CLM) or early effect in MOSFETs: A Comprehensive Guide #vlsi @Job_seeker
มุมมอง 914 วันที่ผ่านมา
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech A detailed video about Channel Length Modulation (CLM): *Title:* Channel Length Modulation (CLM) in MOSFETs: A Comprehensive Guide *Description:* Channel Length Modulation (CLM) is a fundamental concept in the operation of MOSFETs, particularly in short-channel devices. In this video, we'll delve into the world of C...
NTPC Tanda || summer & Industrial training || Thermal Energy to Electricity Generation @Job_seeker
มุมมอง 5314 วันที่ผ่านมา
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech A video about NTPC Tanda, Uttar Pradesh: Title: Inside NTPC Tanda: From Thermal Energy to Electricity Generation Description: "Welcome to NTPC Tanda, one of India's largest thermal power plants located in Uttar Pradesh. In this video, we'll take you on a comprehensive tour of the facility, explaining the entire proc...
Designing an Inverter using LTspice | Transient Analysis Tutorial #vlsi #jobseekers @Job_seeker
มุมมอง 3221 วันที่ผ่านมา
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Here is a possible TH-cam video description for a video about designing an inverter using LTspice and performing a transient analysis: Title: Designing an Inverter using LTspice | Transient Analysis Tutorial Description: "In this tutorial, we'll design a simple inverter circuit using LTspice and perform a transient ...
DIBL in MOSFETs: A Comprehensive Guide | Drain-Induced Barrier Lowering Explained @Job_seeker#vlsi
มุมมอง 5528 วันที่ผ่านมา
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Here is a possible TH-cam video description for a detailed video about DIBL (Drain-Induced Barrier Lowering) in MOSFETs: Title: DIBL in MOSFETs: A Comprehensive Guide | Drain-Induced Barrier Lowering Explained Description: "In this in-depth video, we delve into the world of DIBL, a critical short-channel effect that...
LTspice Tutorial for Beginners | Installation and Introduction for analog circuit design @Job_seeker
มุมมอง 32หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Download link- ltspice.analog.com/software/LTspice64.msi Here is a possible TH-cam video description for an LTspice installation and introduction video: Title: "LTspice Tutorial for Beginners | Installation and Introduction" Description: "Welcome to our LTspice tutorial series! In this video, we'll show you how to i...
MOSFET Pinch-Off Explained | How MOSFET Work #pinchoff #vlsi #analoglayout #ee #ece #eee @Job_seeker
มุมมอง 30หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Here's a possible TH-cam video description for a video about the pinch-off of a MOSFET: *Title:* "MOSFET Pinch-Off Explained | How MOSFETs Work" *Description:* "Welcome to our channel! In this video, we'll explore one of the most fundamental concepts in MOSFET operation: pinch-off. What is pinch-off, and how does it...
Analog Layout Design Engineer Syllabus | Complete Guide Beginners #vlsi #ee #eee #ece @Job_seeker
มุมมอง 61หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Here's a possible TH-cam video description for a video about the syllabus for an Analog Layout Design Engineer: Video Title: "Analog Layout Design Engineer Syllabus | Complete Guide for Beginners" Video Description: "Are you interested in pursuing a career as an Analog Layout Design Engineer? This video provides a c...
Crosstalk part 2: Mitigation Techniques: Reduce Interference #crosstalk #noise #vlsi @Job_seeker
มุมมอง 52หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Crosstalk Part-01 link 🔗 - th-cam.com/video/qBSt_fWlcKA/w-d-xo.htmlsi=4qOmkpDliHJ1gs8o A video about crosstalk mitigation techniques: _Video Title:_ "Crosstalk Mitigation Techniques: Reduce Interference and Improve Signal Integrity" _Video Description:_ "In this video, we'll explore the various techniques used to mi...
Apply for drivery licence online from home 200 Rs only 6 month learning #driverylicense @Job_seeker
มุมมอง 151หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech sarathi.parivahan.gov.in/ "How to Apply for Learner's License in India without Visiting RTO Office": *Intro* (0:00 - 0:30) Hey everyone, welcome back to [Your Channel Name]! Are you planning to get your learner's license in India, but don't want to visit the RTO office? Well, you're in luck because today we'll be gu...
Crosstalk in VLSI Design: Causes Effects & Mitigation Technique part-1 #shielding #vlsi @Job_seeker
มุมมอง 852 หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Part-02 shielding link 🔗 -th-cam.com/video/tjEKkqu5FZk/w-d-xo.html a video about crosstalk in VLSI design: *Video Title: "Crosstalk in VLSI Design: Causes, Effects, and Mitigation Techniques"* *Video Description:* "In this video, we'll delve into the world of VLSI design and explore the concept of crosstalk. We'll d...
Antenna Effect Concept in VLSI Design - Part 2: Mitigation Techniques Design Guidelines @Job_seeker
มุมมอง 1442 หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Antenna Effect Concept in VLSI Design - Part 2: Mitigation Techniques and Design Guidelines Description: "Continue learning about the Antenna Effect in VLSI design! In Part 2, we'll explore mitigation techniques, design guidelines, and industry-standard tools to overcome antenna-related issues. Topics Covered: 1. Mi...
Antenna Effect Concept in VLSI Design - Part 1: Fundamentals and Causes #vlsitraining @Job_seeker
มุมมอง 1092 หลายเดือนก่อน
For all notification, ppt, pdf follow my Telegram Channel: t.me/job_seeker_tech Antenna Effect Concept in VLSI Design - Part 1: Fundamentals and Causes Description: "Understand the Antenna Effect, a critical issue in VLSI design! In Part 1, we'll explore the fundamentals, causes, and consequences of antenna-related issues in integrated circuits. Topics Covered: 1. Introduction to Antenna Effect...
PM internship scheame | 5K per month +6K one time | 12 month | hands on experiance | Age 21-24 year
มุมมอง 653 หลายเดือนก่อน
PM internship scheame | 5K per month 6K one time | 12 month | hands on experiance | Age 21-24 year
Capacitor and capacitor Coupling in VLSI Design: Principles, Applications & Challenges @Job_seeker
มุมมอง 513 หลายเดือนก่อน
Capacitor and capacitor Coupling in VLSI Design: Principles, Applications & Challenges @Job_seeker
Custom Layout Design Tools for Beginner Industry | Cadence Virtuoso/Synopsys IC Compiler @Job_seeker
มุมมอง 993 หลายเดือนก่อน
Custom Layout Design Tools for Beginner Industry | Cadence Virtuoso/Synopsys IC Compiler @Job_seeker
Understanding Resistance:A Simple yet Powerful Analogy with squre pice of material #vlsi@Job_seeker
มุมมอง 323 หลายเดือนก่อน
Understanding Resistance:A Simple yet Powerful Analogy with squre pice of material #vlsi@Job_seeker
Resistor and impedance Concept wise analysis & overview no derivation #analog #concept @Job_seeker
มุมมอง 253 หลายเดือนก่อน
Resistor and impedance Concept wise analysis & overview no derivation #analog #concept @Job_seeker
Jagriti Yatra 2024 via train | 15 days | India's Largest Entrepreneurial Journey #train @Job_seeker
มุมมอง 1.3K4 หลายเดือนก่อน
Jagriti Yatra 2024 via train | 15 days | India's Largest Entrepreneurial Journey #train @Job_seeker
ANM GNM Training final list pdf Procedure in Uttar Pradesh | Nursing training and Jobs @Job_seeker
มุมมอง 204 หลายเดือนก่อน
ANM GNM Training final list pdf Procedure in Uttar Pradesh | Nursing training and Jobs @Job_seeker
The Building Blocks of Everything: Understanding Atoms #chemistry #vlsitraining @Job_seeker
มุมมอง 194 หลายเดือนก่อน
The Building Blocks of Everything: Understanding Atoms #chemistry #vlsitraining @Job_seeker
Stick Diagrams: A Powerful Tool for Digital Circuit Design and Analysis in Hindi #vlsi @Job_seeker
มุมมอง 604 หลายเดือนก่อน
Stick Diagrams: A Powerful Tool for Digital Circuit Design and Analysis in Hindi #vlsi @Job_seeker
Well Proximity Effect in CMOS Design: Causes, Effects, and Mitigation Techniques #vlsi @Job_seeker
มุมมอง 2724 หลายเดือนก่อน
Well Proximity Effect in CMOS Design: Causes, Effects, and Mitigation Techniques #vlsi @Job_seeker
Length of Diffusion LOD:A Key Concept in Analog layout design Matching with prevention @Job_seeker
มุมมอง 7864 หลายเดือนก่อน
Length of Diffusion LOD:A Key Concept in Analog layout design Matching with prevention @Job_seeker
IIT Delhi Digital Design Certificate CEP Program: A Comprehensive Review #vlsitraining @Job_seeker
มุมมอง 1004 หลายเดือนก่อน
IIT Delhi Digital Design Certificate CEP Program: A Comprehensive Review #vlsitraining @Job_seeker
Shallow Trench Isolation (STI): A Key Technology for Modern Semiconductor Manufacturing @Job_seeker
มุมมอง 4374 หลายเดือนก่อน
Shallow Trench Isolation (STI): A Key Technology for Modern Semiconductor Manufacturing @Job_seeker
ANM GNM Uttar Pradesh Merit List 2024: Check Your Rank and Cut Off site crash #anm #gnm @Job_seeker
มุมมอง 964 หลายเดือนก่อน
ANM GNM Uttar Pradesh Merit List 2024: Check Your Rank and Cut Off site crash #anm #gnm @Job_seeker
Device isolation technique, Layout Dependent Effects & LOCOS: Understanding Impact on Semiconductor"
มุมมอง 1024 หลายเดือนก่อน
Device isolation technique, Layout Dependent Effects & LOCOS: Understanding Impact on Semiconductor"
Gaurdring Tap and body connection in VLSI: Understanding in Hindi #vlsi #vlsitraining@Job_seeker
มุมมอง 304 หลายเดือนก่อน
Gaurdring Tap and body connection in VLSI: Understanding in Hindi #vlsi #vlsitraining@Job_seeker
Body Effect in VLSI: Understanding the Substrate Influence in Hindi EDC #vlsitraining @Job_seeker
มุมมอง 954 หลายเดือนก่อน
Body Effect in VLSI: Understanding the Substrate Influence in Hindi EDC #vlsitraining @Job_seeker
Sir 2025 me form kab tak aayega
@@Sumit_king_54feb ending me ya March month me
@Job_seeker jab form aaye to video Bana dena sir
Hamko polytechnic 4 semester me training karna hai
@@Sumit_king_54 okk
Bhai mera admission 2019..20 sessionn ka hai to kya mera bhi cgpa conversion minus 0.75 krna prega
2025 me kab aye ga bharne ke liye
@@umangrai1645 March month
@@Job_seeker polytechnic kar rhe hai abhi 2nd year me hai 4th semester ke baad mera industrial training hoga mechanical se hai kaise apply kare ge
@@umangrai1645 process same hai
@umangrai1645 for more details watch this video th-cam.com/video/eKQfWJN_ks8/w-d-xo.htmlsi=KlhbuHX6kktqNZsZ
Part-02 shielding video link th-cam.com/video/tjEKkqu5FZk/w-d-xo.html
Mujhe karvana hai aapka phone number dijiye
Ghanta frk nhi padta hai 😂 7:05
Simple, easy, quick and straight to the point explanation.
Sir mene fees ki payment kar di hai mujhe ek I'd no mila hai aage kya karna hai
@@prpjagran7932jahan tak mujhe pata hai Aap selected candidate hai, same aap ism mail I'd, info@jagritiyatra.com par mail karke confirm kar sakte hai sath hi aage ka procedure ke bare me bhi jankari le sakte hai
Please make this video on english language
Master ji tumhe bhi kuch nhi pta
Hello bhai main 2019-2023 batch ka passout hu aur meri cgpa 7.35 hai toh Percentage me convert karne ke liye konsa formula hai
@@lifemotivation8530 Percentage= cgpa*10 , for full details please read fms.aktu.ac.in/Resources/aktu/pdf/syllabus/Syllabus2122/B.%20Tech.%20Ordinance_2018-19%20(Revised).pdf
@Job_see ker thanks sir
Sir 2025 batch passout walo ka konsa formula hoga
Total mark kaise nikale 2019 batch ka
Ordinance 2018-19 ke anusar cgpa*10 , complete information ke liye kripya pdf download karke pad le
Sir total matk kaise nikale
@@technicalbyervkbharti9275 Abhi grading system chal Raha hai , mujhe koi proper document nahi mila , par agar kahi option nahi hai cgpa bharne ka to year wise result me Jo mark hota hai wahi add karna sahi hoga par Mai sure nahi hoon
What if I’m capable to sponsor my trip after round2 compilation
@@YtMickey that's good, they want this only if you are capable , prefer to go with your budget
@@Job_seeker what will be the process after round2 will they direct invite me or what
@@YtMickey if you are going with your own budget, then you are selected after 2nd round.
@@YtMickey 30th September is last date to apply
@@Job_seeker round1 done Let’s see what goes up
Degree certificate of 2023 from rajiv gandhi university of health science karnataka available in digilocker???
@@MollyJohnson-c1s it's not available I think, but you can check once on this www.rguhs.ac.in/forms/sakala/sakala%20webpage%20New.html
Good explanation
Finally you uploaded Thank you Sir 😌
Sir is it online
@@zakirhussainsm34 yes it will be online
@@Job_seeker Thank you sir
Age criteria bhi hai kiya
@@rdxgamingking2653 you should be in college
Sir list bhej do please😢😢
t.me/job_seeker_tech/78 Is telegram link pe jake download kar lo
dgmhup.gov.in/content/BottomNews/2024/8/GNMTraining20241359CandidatesProvisionallist30Aug2024.pdf
dgmhup.gov.in/content/BottomNews/2024/8/ANMTraining20242700CandidatesProvisionallist30Aug2024.pdf
@@UmaDevi-l7p nam aur pitaji ka nam batao aur anm hai ya gnm?
@@Job_seeker gnm aur pita ka name hai dinesh Singh
when will be the nxt intaake for the 2025 internship sir can u please tell me sir
In march month 2025.
How to tackle with this problem??
@@likeazam08 we have to keep source and body on same potential. Or for nmos substrate should be on most negative potential and for pmos well should be connected with most positive potential.
@@Job_seeker Sir, can we use tap connection for body
Sir please make a video on Antenna effect and WPE I'm waiting for your video Sir
@@likeazam08 wpe video you will get tomorrow or day after tomorrow
@@likeazam08 very soon you will get antenna effect as well
Job Seeker, My guy, your channel is amazing. Let's collab!
Mosfet ke schematic pe lecture kara dijiye ....
@@rishikeshtiwari5544 schematic kisi perticular cell/gate ka ?
Your lectures are amazing sir ,please explain latches ...
Hello Sir main aapka saara video dekhta hu Please Sir well proximity effect par video banai
@@likeazam08 jald hi Antenna effect aur wpe aapko milega others topic ke sath
Sir you are really doing great keep it up...
@@rishikeshtiwari5544 Thanks for encouragement
Please make video on Antenna Effect and Well Proximity effort
@@likeazam08 yeah sure, very soon you will get that video
Kab sa training karna ha email kab tak ata ha in July 2024
1st July join karna best hai baki 4-5 July Tak bhi koi dikkat nahi
@@Job_seekerYa apna hisab sa date choose kar sakta ha ya mail ka dawara batata ha ki iss date sa start karna ha
@@whitewalkers9764 agar aap select ho Gaye hai to aap choose kar sakte hai date
July k liye kb form fill hoga?
Gate paas kaise download kare
Bhai maine sare documents sahi fill kiye the, form submition ke baad photo aur sign kisi aur ka aa raha hai, aur mera approval bhi nahi aaya hai, plz batao ab kya kare , maine kahi aur apply bhi na kaiya hai
Banaras Locomotive works ke leye June me internship ke leye kb se joining krna hai,,koi batayega??
June ke first week me kabhi bhi kar sakte ho
@@Job_seeker ok thanks 🙏
Kay kare
Form Bharne the abhi kuchh notic nhi gaya hai
Mera agay hai lekin mere dost ka nhi aaya hi Accepted lett
Bhai traning form approve ho gaya hai gatepass kise download kare
sir acceptance mail aagya h aage ky procedure h gate pass aur attendence sheet m kch mentioned ni h dates kb kitne bje jana h?.............aur m dusre city se hu toh rhne ki facillity ky h vha...hostel h ya fir bahar dekhna hoga khude se
Ander hostel milta hai
Kab aya mail? Humne bhi apply Kiya tha par koi mail nhi mila
@@deepbiswas6353 mail 8&9 may ko aaya hai
Aapne month choose Kiya hoga. Aap us month ke first week (prefer 1 of the month) starting me jaiye wahan attendance sheet aur starting dates wo mention kar denge.
@@Jaimavindhyvasinikinahi hostel nahi milta hai
Hi. Actually Digilocker mein University of Mumbai added hai and usme bhi Degree/Diploma Marksheet ka option bhi hai but only year 2023 ka hi Degree /Diploma Marksheet dikha raha hai.I have passed Graduation in year 2014 to wo option nahi dikh raha hai.
Btech cse ke liye bhi hai??
Tha Bhai seat full is year ki
approval letter kitne din me aata h
20-25 days
busy bta rha tha
bhaiya aaj maine blw internship k liye apply kiya saare correct documents upload kiye but from submission k baad adhaar and photo and signature section mein kissi aur ka dikha rha hai .......meine call kiya bhi but kissi n receive kiya ....aisa kyu?
Same problem plz reply
Bro acceptance letter aa gaya tumhara
Technical issue ho sakta hai, chinta ki bat nahi , bad me document update kar sakte ho offline joining ke time, gar galat ho gaya hai to
Maine 10:58 ko hi apply kar diya tha par nhi aaya Aaj kese check karu uska video bhejo registration ke baad kya karu aab
Bro same problem, mera approve bhi nahi hua, ab kya karna hai batao plz
bhai aapka contact details mil skta h jankari chahiye internship k regarding
t.me/job_seeker_tech
We can discuss here
Sir roj jana compulsory hai ?
Attendance lagti hai wahan, aur depend karta hai ki report kise kar rahe ho
Week me kitne din jana hota hai aur timing kya hai
Monday to Friday, timing depend karta hai ki kisko report kar rahe ho.
@@Job_seeker thankyou
Super sir
Sir 2023 passout students apne total marks ur gain mark kaise nikale marksheet se
Msbu university bsc final ki markseet bats NAHI Raha hai
Mai samjha nahi
Markes obtained or maximum marks kaise nikalte hai
Same problem